
STM32MP151AAD3T
ActiveMPU WITH ARM CORTEX-A7 650 MHZ, ARM CORTEX-M4 REAL-TIME COPROCESSOR, TFT DISPLAY
Deep-Dive with AI
Search across all available documentation for this part.

STM32MP151AAD3T
ActiveMPU WITH ARM CORTEX-A7 650 MHZ, ARM CORTEX-M4 REAL-TIME COPROCESSOR, TFT DISPLAY
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | STM32MP151AAD3T |
|---|---|
| Additional Interfaces | CAN, Ethernet, I2C, UART, USB, MMC/SD/SDIO, SPI, SPDIF |
| Co-Processors/DSP | ARM® Cortex®-M4 |
| Core Processor | ARM® Cortex®-A7 |
| Display & Interface Controllers | LCD, HDMI-CEC |
| Ethernet | 1 |
| Ethernet [Max] | 100 Mbps |
| Ethernet [Min] | 10 Mbps |
| Graphics Acceleration | True |
| Mounting Type | Surface Mount |
| Number of Cores/Bus Width | 32 Bit, 1 Core |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| RAM Controllers | DDR3, LPDDR2, DDR3L, LPDDR3 |
| Security Features | ARM TZ |
| Speed | 209 MHz |
| Speed | 650 MHz |
| Supplier Device Package | 257-TFBGA (10x10) |
| USB | USB 2.0 (2), USB 2.0 OTG+ PHY (3) |
| Voltage - I/O | 2.5 V, 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1800 | $ 6.24 | |
Description
General part information
STM32F0DISCOVERY Series
The STM32WB55xx and STM32WB35xx multiprotocol wireless and ultra-low-power devices embed a powerful and ultra-low-power radio compliant with the Bluetooth®Low Energy SIG specification 5.4 and with IEEE 802.15.4-2011. They contain a dedicated Arm®Cortex®-M0+ for performing all the real-time low layer operation.
The devices are designed to be extremely low-power and are based on the high-performance Arm®Cortex®-M4 32-bit RISC core operating at a frequency of up to 64 MHz. This core features a Floating point unit (FPU) single precision that supports all Arm®single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) that enhances application security.
Enhanced inter-processor communication is provided by the IPCC with six bidirectional channels. The HSEM provides hardware semaphores used to share common resources between the two processors.
Documents
Technical documentation and resources