
TMS320C6742EZWT2
ActiveDSP FIXED-POINT/FLOATING-POINT 16BIT 200MHZ 1600MIPS 361-PIN NFBGA TRAY
Deep-Dive with AI
Search across all available documentation for this part.

TMS320C6742EZWT2
ActiveDSP FIXED-POINT/FLOATING-POINT 16BIT 200MHZ 1600MIPS 361-PIN NFBGA TRAY
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | TMS320C6742EZWT2 |
|---|---|
| Clock Rate | 200 MHz |
| Interface | SPI, McBSP, McASP, Host Interface, I2C, EBI/EMI, UART |
| Mounting Type | Surface Mount |
| Non-Volatile Memory | 1.088 MB |
| On-Chip RAM | 488 kB |
| Operating Temperature [Max] | 90 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 361-LFBGA |
| Supplier Device Package | 361-NFBGA |
| Supplier Device Package [x] | 16 |
| Supplier Device Package [y] | 16 |
| Type | Fixed/Floating Point |
| Voltage - Core | 1.2 V, 1 V, 1.1 V |
| Voltage - I/O | 3.3 V, 1.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 11.99 | |
| 10 | $ 11.02 | |||
| 25 | $ 10.57 | |||
| 90 | $ 9.31 | |||
| 270 | $ 8.85 | |||
| 450 | $ 8.28 | |||
| 990 | $ 7.60 | |||
| Texas Instruments | JEDEC TRAY (5+1) | 1 | $ 9.39 | |
| 100 | $ 8.20 | |||
| 250 | $ 6.32 | |||
| 1000 | $ 5.66 | |||
Description
General part information
TMS320F28377S-Q1 Series
The TMS320C672x is the next generation of Texas Instruments' C67x generation of high-performance 32-/64-bit floating-point digital signal processors. The TMS320C672x includes the TMS320C6727B, TMS320C6726B, TMS320C6722B, and TMS320C6720 devices.(1)
Enhanced C67x+ CPU. The C67x+ CPU is an enhanced version of the C67x CPU used on the C671x DSPs. It is compatible with the C67x CPU but offers significant improvements in speed, code density, and floating-point performance per clock cycle. At 350 MHz, the CPU is capable of a maximum performance of 2800 MIPS/2100 MFLOPS by executing up to eight instructions (six of which are floating-point instructions) in parallel each cycle. The CPU natively supports 32-bit fixed-point, 32-bit single-precision floating-point, and 64-bit double-precision floating-point arithmetic.
Efficient Memory System. The memory controller maps the large on-chip 256K-byte RAM and 384K-byte ROM as unified program/data memory. Development is simplified since there is no fixed division between program and data memory size as on some other devices.
Documents
Technical documentation and resources