Zenode.ai Logo
Beta
K
STGAP2SICS - Product Image

STGAP2SICS

Active
STMicroelectronics

MOSFET DRIVER, -40 TO 125DEG C ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

STGAP2SICS - Product Image

STGAP2SICS

Active
STMicroelectronics

MOSFET DRIVER, -40 TO 125DEG C ROHS COMPLIANT: YES

Technical Specifications

Parameters and characteristics for this part

SpecificationSTGAP2SICS
Approval AgencyUL
Common Mode Transient Immunity (Min) [Min]100 V/ns
Current - Output High, Low [custom]4 A
Current - Output High, Low [custom]4 A
Current - Peak Output4 A
Mounting TypeSurface Mount
Number of Channels1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [custom]0.295 in
Package / Case [custom]7.5 mm
Propagation Delay tpLH / tpHL (Max) [custom]90 ns
Propagation Delay tpLH / tpHL (Max) [custom]90 ns
Pulse Width Distortion (Max) [Max]20 ns
Rise / Fall Time (Typ) [custom]30 ns
Rise / Fall Time (Typ) [custom]30 ns
Supplier Device Package8-SO
TechnologyCapacitive Coupling
Voltage - Output Supply [Max]5.5 V
Voltage - Output Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 2.91
10$ 2.61
80$ 2.10
320$ 1.97
560$ 1.72
1040$ 1.43
2560$ 1.33
5040$ 1.28
LCSCPiece 1$ 3.21
10$ 2.77
30$ 2.51
80$ 2.25
480$ 2.12
960$ 2.07
NewarkEach 1$ 2.46
10$ 1.64
25$ 1.58
50$ 1.55
100$ 1.53
250$ 1.47
500$ 1.43

Description

General part information

STGAP2SICSN Series

The STGAP2SICSN is a single gate driver which provides galvanic isolation between the gate driving channel and the low voltage control and interface circuitry.

The gate driver is characterized by 4 A capability and rail-to-rail outputs, making the device also suitable for mid and high power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins allows to independently optimize turn-on and turn-off by using dedicated gate resistors. The configuration featuring single output pin and Miller CLAMP function prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and bill of material reduction for external components.

The device integrates protection functions: UVLO with optimized value for SiC MOSFETs and thermal shutdown are included to easily design high reliability systems. Dual input pins allow choosing the control signal polarity and also implementing HW interlocking protection in order to avoid cross-conduction in case of controller malfunction. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy. A standby mode is available in order to reduce idle power consumption.