Texas Instruments
Texas Instruments Incorporated (TI) is a global semiconductor design and manufacturing company that develops analog ICs and embedded processors. By employing the worlds brightest minds, TI creates innovations that shape the future of technology. TI is helping more than 100,000 customers transform the future, today.
Series List(7161)
| Part | Category | # Parts | Status | Description |
|---|---|---|---|---|
| Logic | 4 | 1 | The 'AHC16373 devices are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. These devices can be used as two 8-bit latches or one 16-bit latch.... Read More | |
| Logic | 3 | 1 | These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths. The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1\ or OE2\) input is high, all corresponding outputs are in the high-impedance state. To ensure the high-impedance... Read More | |
| Logic | 12 | 1 | The SN74AHC1G00 performs the Boolean function Y = A • B or Y = A + B in positive logic.
The SN74AHC1G00 performs the Boolean function Y = A • B or Y = A + B in positive logic. | |
| Logic | 9 | 1 | This device contains a single 2-input NOR gate that performs the Boolean function Y = A × B or Y = A + B in positive logic. This device contains a single 2-input NOR gate that performs the Boolean function Y = A × B or Y = A +... Read More | |
| Logic | 15 | 1 | The SN74AHC1G04 contains one inverter gate. The device performs the Boolean function Y = A.
The SN74AHC1G04 contains one inverter gate. The device performs the Boolean function Y = A. | |
| Logic | 12 | 1 | The SN74AHC1G126 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable (OE) input is low. When OE is high, true data is passed from the A input to the Y output. The SN74AHC1G126 device is a single bus buffer gate/line driver... Read More | |
| Logic | 14 | 1 | The SN74AHC1G14 device is a single inverter gate. The device performs the Boolean function Y = A.
The SN74AHC1G14 device is a single inverter gate. The device performs the Boolean function Y = A. | |
| Logic | 9 | 1 | The SN74AHC1G86 is a single 2-input exclusive-OR gate. The device performs the Boolean function Y = A × B or Y = AB + A B in positive logic. The SN74AHC1G86 is a single 2-input exclusive-OR gate. The device performs the Boolean function Y = A × B or Y... Read More | |
| Logic | 8 | 1 | The SN74AHC1GU04 device contains a single inverter gate. The device performs the Boolean function Y =A.
The SN74AHC1GU04 device contains a single inverter gate. The device performs the Boolean function Y =A. | |
| Logic | 26 | 1 | The SN74AHC244-Q1 contains one inverter gate. The device performs the Boolean function Y = A.
The SN74AHC244-Q1 contains one inverter gate. The device performs the Boolean function Y = A. | |
| Logic | 16 | 1 | The SNx4AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. This part operates from 4.5V to 5.5V.
The SNx4AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. This part operates from 4.5V to 5.5V. | |
| Logic | 14 | 1 | The SN74AHC32Q-Q1 devices are quadruple 2-input positive-OR gates. These devices perform the Boolean function Y = A × B or Y = A + B in positive logic. The SN74AHC32Q-Q1 devices are quadruple 2-input positive-OR gates. These devices perform the Boolean function Y = A × B or Y =... Read More | |
| Logic | 5 | 1 | The ’AHC367 devices are hex buffers and line drivers designed for 2V to 5.5V VCC operation.
The ’AHC367 devices are hex buffers and line drivers designed for 2V to 5.5V VCC operation. | |
| Logic | 9 | 1 | The SNx4AHC373 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation.
The SNx4AHC373 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation. | |
| Interface | 12 | 1 | This quadruple silicon-gate CMOS analog switch is designed for 1V to 5.5V VCC operation. The switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes of up to 5.5V (peak) to be transmitted in either direction. Each switch section has its own enable input... Read More | |
| Logic | 9 | 1 | The SNx4AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout. The SNx4AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices... Read More | |
| Logic | 17 | 1 | The SNx4AHC541 octal buffers and drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout. The SNx4AHC541 octal buffers and drivers are ideal for driving bus lines or buffer memory... Read More | |
| Logic | 14 | 1 | The SNx4AHC573 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation.
The SNx4AHC573 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation. | |
| Shift Registers | 9 | 1 | The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input,... Read More | |
Texas Instruments74AHC74Automotive, catalog dual positive-edge-triggered D-type flip-flops with clear and preset | Logic | 19 | 1 | The SN74AHC74Q-Q1 dual positive-edge-triggered device is a D-type flip-flop. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time... Read More |