
SN74HC174PWR
ActiveTexas Instruments
HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN74HC174PWR
ActiveTexas Instruments
HEX D-TYPE FLIP-FLOPS WITH CLEAR
Description
General part information
74HC174 Series
The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.
The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74HC174PWR |
|---|---|
| Clock Frequency | 50 MHz |
| Current - Output High | 5.2 mA |
| Current - Output Low | 5.2 mA |
| Current - Quiescent (Iq) | 8 µA |
| Function | Master Reset |
| Input Capacitance | 3 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 27 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 6 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Non-Inverted |
| Package Length | 0.173 in |
| Package Name | 16-TSSOP |
| Package Width | 4.4 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
TI IBIS File Creation, Validation, and Distribution Processes
SNx4HC174 Hex D-Type Flip-Flops with Clear datasheet (Rev. E)
LOGIC Pocket Data Book (Rev. B)
Designing With Logic (Rev. C)
Logic Guide (Rev. AB)
Signal Switch Data Book (Rev. A)
Input and Output Characteristics of Digital Integrated Circuits
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Power-Up Behavior of Clocked Devices (Rev. B)
SN54/74HCT CMOS Logic Family Applications and Restrictions
Live Insertion
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
CMOS Power Consumption and CPD Calculation (Rev. B)
Implications of Slow or Floating CMOS Inputs (Rev. E)
SN74HC174PWR | Datasheet