Zenode.ai Logo
FCBGA (AAW)

66AK2H12DAAW2

Active
Texas Instruments

HIGH PERFORMANCE MULTICORE DSP+ARM - 4X ARM A15 CORES, 8X C66X DSP CORES

Find alt
FCBGA (AAW)

66AK2H12DAAW2

Active
Texas Instruments

HIGH PERFORMANCE MULTICORE DSP+ARM - 4X ARM A15 CORES, 8X C66X DSP CORES

Find alt

Description

General part information

66AK2H12 Series

The 66AK2Hxx platform combines the quad ARM Cortex-A15 processor with up to eight TMS320C66x high-performance DSPs using the KeyStone II architecture. The 66AK2H14/12/06 device provides up to 5.6 GHz of ARM and 9.6 GHz of DSP processing coupled with security, packet processing, and Ethernet switching at lower power than multichip solutions. The 66AK2H14/12/06 device is optimal for embedded infrastructure applications like cloud computing, media processing, high-performance computing, transcoding, security, gaming, analytics, and virtual desktop.

The C66x core combines fixed-point and floating-point computational capability in the processor without sacrificing speed, size, or power consumption. The raw computational performance is 38.4 GMACS/core and 19.2 Gflops/core (@ 1.2 GHz operating frequency). The C66x is also 100% backward compatible with software for C64x+ devices. The C66x core incorporates 90 new instructions targeted for floating point (FPi) and vector math oriented (VPi) processing.

The 66AK2H14/12/06 device has a complete set of development tools that includes: a C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows®debugger interface for visibility into source code execution.

Technical Specifications

Parameters and characteristics for this part

Specification66AK2H12DAAW2
Clock Rate (Frequency)1.2 GHz
InterfaceUART/USART, Serial RapidIO, USB, DMA, EBI/EMI, I2C, SPI, Ethernet
Mounting TypeSurface Mount
Non-Volatile Memory Size384 kB
Non-Volatile Memory TypeROM
On-Chip RAM12.75 MB
Operating Temperature (Max)85 °C
Operating Temperature (Min)0 °C
Package / Case1517-BBGA, FCBGA
Package Length40 mm
Package Name1517-FCBGA
Package Width40 mm
TypeDSP+ARM®
USB Version3
Voltage - CoreVariable
Voltage - I/O (Option 1)0.85 V
Voltage - I/O (Option 2)1 V
Voltage - I/O (Option 3)1.35 V
Voltage - I/O (Option 4)1.5 V
Voltage - I/O (Option 5)1.8 V
Voltage - I/O (Option 6)3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

Sign up — freeLog in

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

66AK2Hxx Multicore DSP+ARM® KeyStone II System-on-Chip (SoC) datasheet (Rev. G)
Video Infrastructure - Applications of the K2E, K2H platforms
KeyStone II Architecture Universal Serial Bus 3.0 (USB 3.0) (Rev. A)
Throughput Performance Guide for KeyStone II Devices (Rev. B)
Gigabit Ethernet Switch Subsystem for KeyStone Devices User's Guide (Rev. D)
C66x CPU and Instruction Set Reference Guide
Chip Interrupt Controller (CIC) for KeyStone Devices User's Guide (Rev. A)
PCI Express (PCIe) for KeyStone Devices User's Guide (Rev. D)
Serializer/Deserializer (SerDes) for KeyStone II Devices User Guide (Rev. A)
HyperLink for KeyStone Devices User's Guide (Rev. C)
Using DSPLIB FFT Implementation for Real Input and Without Data Scaling
ARM CorePac User Guide for KeyStone II Devices
Multicore Navigator (CPPI) for KeyStone Architecture User's Guide (Rev. H)
ARM Assembly Language Tools v5.2 User's Guide (Rev. M)
Industrial Imaging: Applications of the K2H and K2E platforms
KeyStone II DDR3 interface bring-up
Power Consumption Summary for 66AK2Hx System-on-Chip (SoC) Device Family
66AK2Hx KeyStone Multicore DSP+ARM System-on-chips (Rev. A)
Power Management of KS2 Device (Rev. C)
KeyStone™-II-based processors: 10G Ethernet as an optical interface
DDR3 Design Requirements for KeyStone Devices (Rev. D)
Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. B)
Software and Hardware Design Challenges Due to Dynamic Raw NAND Market
Keystone Error Detection and Correction EDC ECC (Rev. A)
Memory Protection Unit (MPU) for KeyStone Devices User's Guide (Rev. A)
Keystone NDK FAQ
Serial RapidIO (SRIO) for KeyStone Devices User's Guide (Rev. C)
Using Arm ROM Bootloader on Keystone II Devices
TI’s processors leading the way in embedded analytics
Hardware Design Guide for KeyStone II Devices
Implementing an FTP Server on TI 66AK2H Device With RTOS
SERDES Link Commissioning on KeyStone I and II Devices
How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A)
DSP Bootloader for KeyStone Architecture User's Guide (Rev. C)
Multicore DSPs for High-Performance Video Coding
Power Sleep Controller (PSC) for KeyStone Devices User's Guide (Rev. C)
DDR3 Memory Controller for KeyStone II Devices User's Guide (Rev. C)
Multicore SoCs stay a step ahead of SoC FPGAs
PCIe Use Cases for KeyStone Devices
C66x CorePac User's Guide (Rev. C)
Network Coprocessor for KeyStone Devices User's Guide
66AK2Hxx Multicore DSP+ARM KeyStone II SOC Errata (Revs 1.0, 1.1, 2.0, 3.0, 3.1) (Rev. F)
TI DSP Benchmarking
64-Bit Timer (Timer64) for KeyStone Devices User's Guide (Rev. A)
Keystone II DDR3 Initialization
Thermal Design Guide for DSP and Arm Application Processors (Rev. B)
Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices UG
Optimizing Loops on the C66x DSP
Inter-Integrated Circuit (I2C) for KeyStone Devices User's Guide
ARM Bootloader User Guide for KeyStone II Devices
Introduction to TMS320C6000 DSP Optimization
Phase-Locked Loop (PLL) for KeyStone Devices User's Guide (Rev. I)
Enhanced Direct memory Access 3 (EDMA3) for KeyStone Devices User's Guide (Rev. B)
Multicore Shared Memory Controller (MSMC) User Guide for KeyStone II Devices
Debug and Trace for KeyStone II Devices User's Guide
Keystone II DDR3 Debug Guide
Keystone EDMA FAQ
Clocking Design Guide for KeyStone Devices
ARM Optimizing C/C++ Compiler v5.2 User's Guide (Rev. J)
Keystone Multicore Device Family Schematic Checklist
Packet Accelerator (PA) for KeyStone Devices User's Guide (Rev. A)
C66x DSP Cache User's Guide
Serial Peripheral Interface (SPI) for KeyStone Devices User’s Guide (Rev. A)
External Memory Interface (EMIF16) for KeyStone Devices User's Guide (Rev. A)
General-Purpose Input/Output (GPIO) forKeyStone Devices User's Guide
Multicore Programming Guide (Rev. B)
Security Accelerator (SA) for KeyStone Devices User's Guide (Rev. B)
66AK2H12DAAW2 | Datasheet