
SN74LV10ADGVRE4
ObsoleteIC GATE NAND 3CH 3-INP 14TVSOP

SN74LV10ADGVRE4
ObsoleteIC GATE NAND 3CH 3-INP 14TVSOP
Description
General part information
74LV10 Series
These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCCoperation. The SN74LV10A devices perform the Boolean function Y =A • B • Cin positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV10ADGVRE4 |
|---|---|
| Current - Output High | 12 mA |
| Current - Output Low | 12 mA |
| Current - Quiescent (Max) | 20 µA |
| Input Logic Level - High | 1.5 V |
| Input Logic Level - Low (Voltage) | 0.5 V |
| Logic Type | NAND Gate |
| Max CL | 50 pF |
| Max Propagation Delay | 7.9 ns |
| Mounting Type | Surface Mount |
| Number of Circuits | 3 |
| Number of Inputs | 3 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Package Length | 0.173 in |
| Package Name | 14-TVSOP, 14-TFSOP |
| Package Width | 4.4 mm |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
No documents available