CDCLVP1216EVM
ActiveEVAL MODULE FOR CDCLVP1216
Deep-Dive with AI
Search across all available documentation for this part.
CDCLVP1216EVM
ActiveEVAL MODULE FOR CDCLVP1216
Deep-Dive with AI
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | CDCLVP1216EVM | CDCLVP1216 Series |
|---|---|---|
| Differential - Input:Output | - | True |
| Differential - Input:Output | - | True |
| Embedded | False | False |
| Frequency - Max | - | 2 GHz |
| Function | Clock Buffer | Clock Buffer |
| Input | - | LVCMOS, LVTTL, LVPECL, LVDS |
| Mounting Type | - | Surface Mount |
| Number of Circuits | - | 1 |
| Operating Temperature | - | -40 °C |
| Operating Temperature | - | 85 °C |
| Output | - | LVPECL |
| Package / Case | - | 48-VFQFN Exposed Pad |
| Ratio - Input:Output | - | 16 |
| Ratio - Input:Output | - | 2 |
| Supplied Contents | Board(s) | Board(s) |
| Supplier Device Package | - | 48-VQFN (7x7) |
| Type | Timing | Multiplexer, Fanout Buffer (Distribution), Timing |
| Utilized IC / Part | CDCLVP1216 | CDCLVP1216 |
| Voltage - Supply | - | 2.375 V |
| Voltage - Supply | - | 3.6 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Box | 1 | $ 178.80 | |
CDCLVP1216 Series
Low jitter, 2-input selectable 1:16 universal-to-LVPECL buffer
| Part | Input | Voltage - Supply [Min] | Voltage - Supply [Max] | Ratio - Input:Output [custom] | Ratio - Input:Output [custom] | Mounting Type | Package / Case | Differential - Input:Output [custom] | Differential - Input:Output [custom] | Number of Circuits | Frequency - Max [Max] | Supplier Device Package | Output | Type | Operating Temperature [Min] | Operating Temperature [Max] | Function | Embedded | Supplied Contents | Utilized IC / Part |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments CDCLVP1216RGZR | LVCMOS, LVDS, LVPECL, LVTTL | 2.375 V | 3.6 V | 16 | 2 | Surface Mount | 48-VFQFN Exposed Pad | 1 | 2 GHz | 48-VQFN (7x7) | LVPECL | Fanout Buffer (Distribution), Multiplexer | -40 °C | 85 °C | ||||||
Texas Instruments CDCLVP1216RGZT | LVCMOS, LVDS, LVPECL, LVTTL | 2.375 V | 3.6 V | 16 | 2 | Surface Mount | 48-VFQFN Exposed Pad | 1 | 2 GHz | 48-VQFN (7x7) | LVPECL | Fanout Buffer (Distribution), Multiplexer | -40 °C | 85 °C | ||||||
Texas Instruments CDCLVP1216EVM | Timing | Clock Buffer | Board(s) | CDCLVP1216 |
Description
General part information
CDCLVP1216 Series
The CDCLVP1216 is a highly versatile, low additive jitter buffer that can generate 16 copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1216 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control pin. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 30 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP1216 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to 16 pairs of differential LVPECL clock outputs (OUT0, OUT15) with minimum skew for clock distribution. The CDCLVP1216 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP1216 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
Documents
Technical documentation and resources