Zenode.ai Logo
Beta
K
SPC560P40L3BEABY - 100-LQFP

SPC560P40L3BEABY

Active
STMicroelectronics

MCU 32-BIT E200Z0H RISC 256KB FLASH 3.3V 100-PIN LQFP TRAY AUTOMOTIVE AEC-Q100

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
SPC560P40L3BEABY - 100-LQFP

SPC560P40L3BEABY

Active
STMicroelectronics

MCU 32-BIT E200Z0H RISC 256KB FLASH 3.3V 100-PIN LQFP TRAY AUTOMOTIVE AEC-Q100

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSPC560P40L3BEABY
ConnectivitySPI, CANbus, LINbus, UART/USART
Core Processore200z0h
Core Size32-Bit Single-Core
Data Converters [custom]10
Data Converters [custom]16
GradeAutomotive
Mounting TypeSurface Mount
Number of I/O64
Operating Temperature [Max]105 °C
Operating Temperature [Min]-40 °C
Oscillator TypeInternal
Package / Case100-LQFP
PeripheralsWDT, DMA, PWM, POR
Program Memory Size256 KB
Program Memory TypeFLASH
QualificationAEC-Q100
RAM Size20 K
Speed64 MHz
Supplier Device Package100-LQFP (14x14)

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SPC56B-Discovery Series

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit) and provides improved code density. It operates at speed of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current power architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user’s implementations.

Documents

Technical documentation and resources