Zenode.ai Logo
Beta
K
SPC560P34L1CEFAY - 64 LQFP

SPC560P34L1CEFAY

Active
STMicroelectronics

32-BIT POWER ARCHITECTURE MCU FOR AUTOMOTIVE CHASSIS AND SAFETY APPLICATIONS

Deep-Dive with AI

Search across all available documentation for this part.

SPC560P34L1CEFAY - 64 LQFP

SPC560P34L1CEFAY

Active
STMicroelectronics

32-BIT POWER ARCHITECTURE MCU FOR AUTOMOTIVE CHASSIS AND SAFETY APPLICATIONS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSPC560P34L1CEFAY
ConnectivitySPI, CANbus, LINbus, UART/USART
Core Processore200z0h
Core Size32-Bit Single-Core
Data Converters [custom]10
Data Converters [custom]16
GradeAutomotive
Mounting TypeSurface Mount
Number of I/O37
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Oscillator TypeInternal
Package / Case64-LQFP
PeripheralsWDT, DMA, PWM, POR
Program Memory Size192 KB
Program Memory TypeFLASH
QualificationAEC-Q100
RAM Size12 K
Speed64 MHz
Supplier Device Package64-LQFP (10x10)
Voltage - Supply (Vcc/Vdd) [Max]5.5 V
Voltage - Supply (Vcc/Vdd) [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 960$ 3.85

Description

General part information

SPC56B-Discovery Series

These 32-bit automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology and designed specifically for embedded applications.

The advanced and cost-efficient e200z0h host processor core of this automotive controller family complies with the Power Architecture technology and only implements the VLE (variable-length encoding) APU (auxiliary processing unit) and provides improved code density. It operates at speed of up to 48 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current power architecture devices and is supported with software drivers, operating systems and configuration code to assist with the user’s implementations.