CD74HC4046AM96

Active

Texas Instruments

HIGH SPEED CMOS LOGIC PHASE-LOCKED-LOOP WITH VCO

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsLogic Guide Digital Logic Data Book +17

CD74HC4046AM96

Active

Texas Instruments

HIGH SPEED CMOS LOGIC PHASE-LOCKED-LOOP WITH VCO

Deep-Dive with AI

DocumentsLogic Guide Digital Logic Data Book +17

Specifications Pricing Series Description Documents

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.62
		10	$ 0.54
		25	$ 0.51
		100	$ 0.42
		250	$ 0.39
		500	$ 0.33
		1000	$ 0.26
	Digi-Reel®	1	$ 0.62
		10	$ 0.54
		25	$ 0.51
		100	$ 0.42
		250	$ 0.39
		500	$ 0.33
		1000	$ 0.26
	Tape & Reel (TR)	2500	$ 0.24
		5000	$ 0.22
		12500	$ 0.21
		25000	$ 0.21
Texas Instruments	LARGE T&R	1	$ 0.63
		100	$ 0.48
		250	$ 0.36
		1000	$ 0.26

Description

General part information

74HC4046 Series

The ’HC4046A and ’HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The ’HC4046A and ’HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

Documents

Technical documentation and resources

Logic Guide

Datasheet

Digital Logic Data Book

Specification	CD74HC4046AM96	74HC4046 Series

Differential - Input:Output	False	False
Divider/Multiplier	False	False
Frequency - Max [Max]	38 MHz	38 MHz
Input	CMOS	CMOS
Mounting Type	Surface Mount	Surface Mount, Through Hole
Number of Circuits	1	1
Operating Temperature [Max]	125 °C	125 °C
Operating Temperature [Min]	-55 °C	-55 °C
Output	CMOS	CMOS
Package / Case	16-SOIC	16-TSSOP, 16-SOIC, 16-DIP
Package / Case	-	0.209 - 0.3 "
Package / Case	-	5.3 - 7.62 mm
Package / Case [x]	0.154 in	0.154 - 0.173 in
Package / Case [y]	3.9 mm	3.9 - 4.4 mm
PLL	True	True
Ratio - Input:Output	1:4	1:4
Supplier Device Package	16-SOIC	16-TSSOP, 16-SOIC, 16-SO, 16-PDIP
Type	Phase Lock Loop (PLL)	Phase Lock Loop (PLL)
Voltage - Supply [Max]	6 V	6 V
Voltage - Supply [Min]	2 V	2 V

Part	Mounting Type	Operating Temperature [Min]	Operating Temperature [Max]	Number of Circuits	Output	Ratio - Input:Output	Type	Supplier Device Package	Input	Package / Case [x]	Package / Case	Package / Case [y]	Frequency - Max [Max]	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case	Package / Case
Texas Instruments CD74HC4046APWR	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-TSSOP	CMOS	0.173 in	16-TSSOP	4.4 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046APW	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-TSSOP	CMOS	0.173 in	16-TSSOP	4.4 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046AM	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SOIC	CMOS	0.154 in	16-SOIC	3.9 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046ANSRE4	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SO	CMOS		16-SOIC		38 MHz	2 V	6 V	0.209 "	5.3 mm
Texas Instruments CD74HC4046AM96G4	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SOIC	CMOS	0.154 in	16-SOIC	3.9 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046AM96	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SOIC	CMOS	0.154 in	16-SOIC	3.9 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046APWRG4	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-TSSOP	CMOS	0.173 in	16-TSSOP	4.4 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046AMT	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SOIC	CMOS	0.154 in	16-SOIC	3.9 mm	38 MHz	2 V	6 V
Texas Instruments CD74HC4046AE	Through Hole	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-PDIP	CMOS		16-DIP		38 MHz	2 V	6 V	0.3 in	7.62 mm
Texas Instruments CD74HC4046ANSR	Surface Mount	-55 °C	125 °C	1	CMOS	1:4	Phase Lock Loop (PLL)	16-SO	CMOS		16-SOIC		38 MHz	2 V	6 V	0.209 "	5.3 mm

CD74HC4046AM96

Deep-Dive with AI

CD74HC4046AM96

Deep-Dive with AI

Pricing

Description

74HC4046 Series

Documents

Logic Guide

Digital Logic Data Book

Implications of Slow or Floating CMOS Inputs (Rev. E)

Live Insertion

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

LOGIC Pocket Data Book (Rev. B)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

SN54/74HCT CMOS Logic Family Applications and Restrictions

CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A datasheet (Rev. J)

CMOS Phase-Locked-Loop Applications (Rev. B)

Designing With Logic (Rev. C)

Signal Switch Data Book (Rev. A)

Logic Guide (Rev. AB)

Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency

Input and Output Characteristics of Digital Integrated Circuits

TI IBIS File Creation, Validation, and Distribution Processes

Implementation of FSK Modulation and Demodulation using CD74HC4046A

CMOS Power Consumption and CPD Calculation (Rev. B)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Technical Specifications

74HC4046 Series