Zenode.ai Logo
CDC2351DB - 24-SSOP

CDC2351DB

Active
Texas Instruments

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS 24-SSOP 0 TO 70

Deep-Dive with AI

Search across all available documentation for this part.

CDC2351DB - 24-SSOP

CDC2351DB

Active
Texas Instruments

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS 24-SSOP 0 TO 70

Technical Specifications

Parameters and characteristics commom to parts in this series

SpecificationCDC2351DBCDC2351 Series
Differential - Input:Output [custom]FalseFalse
Differential - Input:Output [custom]FalseFalse
Frequency - Max [Max]100 MHz100 MHz
Grade-Automotive
Mounting TypeSurface MountSurface Mount
Number of Circuits11
Operating Temperature [Max]70 ░C70 - 125 ░C
Operating Temperature [Min]0 °C-55 - 0 °C
OutputLVTTLLVTTL
Package / Case0.209 in0.209 in
Package / Case5.3 mm5.3 mm
Package / Case24-SSOP24-SOIC, 24-SSOP
Package / Case-7.5 mm
Package / Case-0.295 in
Qualification-AEC-Q100
Ratio - Input:Output [custom]11
Ratio - Input:Output [custom]1010
Supplier Device Package24-SSOP24-SOIC, 24-SSOP
TypeFanout Buffer (Distribution)Fanout Buffer (Distribution)
Voltage - Supply [Max]3.6 V3.6 V
Voltage - Supply [Min]3 V3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

CDC2351 Series

Automotive 1-line to 10-line clock driver with 3-state outputs

PartSupplier Device PackagePackage / Case [y]Package / Case [x]Package / CaseOperating Temperature [Max]Operating Temperature [Min]Number of CircuitsVoltage - Supply [Max]Voltage - Supply [Min]Differential - Input:Output [custom]Differential - Input:Output [custom]Mounting TypeRatio - Input:Output [custom]Ratio - Input:Output [custom]Frequency - Max [Max]TypeOutputPackage / CasePackage / CaseGradeQualification
Texas Instruments
CDC2351DWR
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SOIC
7.5 mm
0.295 in
24-SOIC
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
Texas Instruments
CDC2351MDBREP
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The output-enable (OE)\ input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351M is characterized for operation over the full military temperature range of –55°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The output-enable (OE)\ input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351M is characterized for operation over the full military temperature range of –55°C to 125°C.
24-SSOP
24-SSOP
125 °C
-55 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Texas Instruments
CDC2351DBRG4
Clock Fanout Buffer (Distribution) IC 1:10 100 MHz 24-SSOP (0.209", 5.30mm Width)
24-SSOP
24-SSOP
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Texas Instruments
CDC2351DB
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Texas Instruments
CDC2351QDBRG4
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
125 °C
-40 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Automotive
AEC-Q100
Texas Instruments
CDC2351DBR
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Texas Instruments
CDC2351QDBG4
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
125 °C
-40 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Automotive
AEC-Q100
Texas Instruments
CDC2351QDBR
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
125 °C
-40 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Automotive
AEC-Q100
Texas Instruments
CDC2351QDB
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SSOP
24-SSOP
125 °C
-40 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
0.209 in
5.3 mm
Automotive
AEC-Q100
Texas Instruments
CDC2351DWRG4
Clock Fanout Buffer (Distribution) IC 1:10 100 MHz 24-SOIC (0.295", 7.50mm Width)
24-SOIC
7.5 mm
0.295 in
24-SOIC
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL
Texas Instruments
CDC2351DW
The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC. The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND. The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.
24-SOIC
7.5 mm
0.295 in
24-SOIC
70 ░C
0 °C
1
3.6 V
3 V
Surface Mount
1
10
100 MHz
Fanout Buffer (Distribution)
LVTTL

Description

General part information

CDC2351 Series

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE\) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V VCC.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351 is characterized for operation from 0°C to 70°C. The CDC2351Q is characterized for operation over the full automotive temperature range of -40°C to 125°C.