Zenode.ai Logo
Beta
K
M24C02-DRMN8TP/K - 8-SOIC

M24C02-DRMN8TP/K

Active
STMicroelectronics

EEPROM SERIAL-I2C 2K-BIT 256 X 8 2.5V/3.3V/5V AUTOMOTIVE AEC-Q100 8-PIN SO N T/R

Deep-Dive with AI

Search across all available documentation for this part.

M24C02-DRMN8TP/K - 8-SOIC

M24C02-DRMN8TP/K

Active
STMicroelectronics

EEPROM SERIAL-I2C 2K-BIT 256 X 8 2.5V/3.3V/5V AUTOMOTIVE AEC-Q100 8-PIN SO N T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationM24C02-DRMN8TP/K
Access Time450 ns
GradeAutomotive
Memory FormatEEPROM
Memory InterfaceI2C
Memory Organization [custom]8
Memory Organization [custom]256
Memory Size256 B
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]105 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
QualificationAEC-Q100
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.8 V
Write Cycle Time - Word, Page4 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
ArrowN/A 7500$ 0.15
10000$ 0.14
12500$ 0.13
DigikeyCut Tape (CT) 1$ 0.20
10$ 0.19
25$ 0.18
50$ 0.18
100$ 0.16
250$ 0.16
500$ 0.15
1000$ 0.15
Digi-Reel® 1$ 0.20
10$ 0.19
25$ 0.18
50$ 0.18
100$ 0.16
250$ 0.16
500$ 0.15
1000$ 0.15
Tape & Reel (TR) 2500$ 0.15
5000$ 0.14
12500$ 0.13
25000$ 0.13
NewarkEach 1$ 0.24
10$ 0.22
100$ 0.20
500$ 0.20
1000$ 0.20
2500$ 0.20
10000$ 0.20
25000$ 0.19

Description

General part information

M24C02-DRE Series

The M24C02-DRE is a 2-Kbit serial EEPROM device operating up to 105 °C. The M24C02-DRE is compliant with the level of reliability defined by the AEC-Q100 grade 2.

The device is accessed by a simple serial I2C compatible interface running up to 1 MHz.

The memory array is based on advanced true EEPROM technology (electrically erasable programmable memory). The M24C02-DRE is a byte-alterable memory (256 × 8 bits) organized as 16 pages of 16 bytes in which the data integrity is significantly improved with an embedded Error Correction Code logic.