
SN74HC573APWR
ActiveTexas Instruments
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74HC573APWR
ActiveTexas Instruments
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Description
General part information
74HC573 Series
Automotive Catalog Octal Transparent D-Type Latches With 3-State Outputs
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74HC573APWR |
|---|---|
| Circuit | 8:8 |
| Current - Output High | 7.8 mA |
| Current - Output Low | 7.8 mA |
| Delay Time - Propagation | 23 ns |
| Independent Circuits | 1 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Tri-State |
| Package Length | 0.173 in |
| Package Name | 20-TSSOP |
| Package Width | 4.4 mm |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Implications of Slow or Floating CMOS Inputs (Rev. E)
Signal Switch Data Book (Rev. A)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
LOGIC Pocket Data Book (Rev. B)
SNx4HC573A Octal Transparent D-Type Latches With 3-State Outputs datasheet (Rev. G)
Input and Output Characteristics of Digital Integrated Circuits
SN54/74HCT CMOS Logic Family Applications and Restrictions
Logic Guide (Rev. AB)
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
TI IBIS File Creation, Validation, and Distribution Processes
Power-Up Behavior of Clocked Devices (Rev. B)
Live Insertion
CMOS Power Consumption and CPD Calculation (Rev. B)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Designing With Logic (Rev. C)