Zenode.ai Logo
Beta
K
SPC570S50E1DEFAY - 64-TQFP

SPC570S50E1DEFAY

Obsolete
STMicroelectronics

32-BIT POWER ARCHITECTURE MCU FOR AUTOMOTIVE CHASSIS AND SAFETY APPLICATIONS

Deep-Dive with AI

Search across all available documentation for this part.

SPC570S50E1DEFAY - 64-TQFP

SPC570S50E1DEFAY

Obsolete
STMicroelectronics

32-BIT POWER ARCHITECTURE MCU FOR AUTOMOTIVE CHASSIS AND SAFETY APPLICATIONS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSPC570S50E1DEFAY
ConnectivitySPI, CANbus, LINbus, UART/USART
Core Processore200z0h
Core Size32-Bit Single-Core
Data ConvertersSAR
Data Converters12 b
Data Converters [custom]16
EEPROM Size32 K
GradeAutomotive
Mounting TypeSurface Mount
Operating Temperature [Max]140 °C
Operating Temperature [Min]-40 °C
Oscillator TypeExternal
Package / Case64-TQFP Exposed Pad
PeripheralsPOR, DMA, WDT
Program Memory Size512 KB
Program Memory TypeFLASH
QualificationAEC-Q100
Speed80 MHz
Supplier Device Package64-eTQFP (10x10)
Voltage - Supply (Vcc/Vdd) [Max]5.5 V
Voltage - Supply (Vcc/Vdd) [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SPC570S50E1 Series

The SPC570Sx is a family of next generation microcontrollers built on the Power Architecture embedded category.

The SPC570Sx family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of Chassis and Safety electronics applications within the vehicle. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category and only implements the VLE (variable-length encoding) APU, providing improved code density. It operates at speeds of up to 80 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.