Zenode.ai Logo
Beta
K
STM32L562VET3 - 100 LQFP

STM32L562VET3

Active
STMicroelectronics

ULTRA-LOW-POWER WITH FPU ARM CORTEX-M33 WITH TRUST ZONE, MCU 110 MHZ WITH 512 KBYTES OF FLASH MEMORY

Deep-Dive with AI

Search across all available documentation for this part.

STM32L562VET3 - 100 LQFP

STM32L562VET3

Active
STMicroelectronics

ULTRA-LOW-POWER WITH FPU ARM CORTEX-M33 WITH TRUST ZONE, MCU 110 MHZ WITH 512 KBYTES OF FLASH MEMORY

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSTM32L562VET3
ConnectivityLINbus, SAI, IrDA, USB, SPI, CANbus, FIFO, MMC/SD, UART/USART, SMBus, I2C
Core ProcessorARM® Cortex®-M33
Core Size32-Bit
Data ConvertersA/D 16x12b SAR, D/A 2x12b
Mounting TypeSurface Mount
Number of I/O83
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Oscillator TypeExternal, Internal
Package / Case100-LQFP
PeripheralsAES, Brown-out Detect/Reset, SHA, PWM, DMA, Voltage Detect, TRNG, WDT, LVD, Temp Sensor
Program Memory Size512 KB
Program Memory TypeFLASH
RAM Size256 K
Speed110 MHz
Supplier Device Package100-LQFP (14x14)
Voltage - Supply (Vcc/Vdd) [Max]3.6 V
Voltage - Supply (Vcc/Vdd) [Min]1.71 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 540$ 7.74

Description

General part information

STM32L562CE Series

The STM32L562xx devices are an ultra-low-power microcontrollers family (STM32L5 Series) based on the high-performance Arm®Cortex®-M33 32-bit RISC core. They operate at a frequency of up to 110 MHz.

The Cortex®-M33 core features a single-precision floating-point unit (FPU), which supports all the Arm®single-precision data-processing instructions and all the data types. The Cortex®-M33 core also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security.

These devices embed high-speed memories (512 Kbytes of Flash memory and 256 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), an Octo-SPI Flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

Documents

Technical documentation and resources

No documents available