
CD74HCT11E
ActiveTexas Instruments
3-CH 3-INPUT 4.5-V TO 5.5-V AND GATE WITH TTL-COMPATIBLE INPUTS

CD74HCT11E
ActiveTexas Instruments
3-CH 3-INPUT 4.5-V TO 5.5-V AND GATE WITH TTL-COMPATIBLE INPUTS
Description
General part information
CD74HCT11 Series
This device contains three independent 3-input AND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic.
This device contains three independent 3-input AND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic.
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HCT11E |
|---|---|
| Current - Output High | 4 mA |
| Current - Output Low | 4 mA |
| Current - Quiescent (Max) | 2 µA |
| Input Logic Level - High | 2 V |
| Input Logic Level - Low (Voltage) | 0.8 V |
| Logic Type | AND Gate |
| Max CL | 50 pF |
| Max Propagation Delay | 28 ns |
| Mounting Type | Through Hole |
| Number of Circuits | 3 |
| Number of Inputs | 3 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -55 °C |
| Package Length | 0.3 in |
| Package Name | 14-DIP, 14-PDIP |
| Package Width | 7.62 mm |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
CD54HCT11, CD74HCT11 High-Speed CMOS Logic Triple 3-Input AND Gate datasheet
SN54/74HCT CMOS Logic Family Applications and Restrictions
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Designing With Logic (Rev. C)
LOGIC Pocket Data Book (Rev. B)
Logic Guide (Rev. AB)
TI IBIS File Creation, Validation, and Distribution Processes
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
CMOS Power Consumption and CPD Calculation (Rev. B)
Signal Switch Data Book (Rev. A)
Implications of Slow or Floating CMOS Inputs (Rev. E)