SN74AHCT273PWR
ActiveTexas Instruments
FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 1-ELEMENT 20-PIN TSSOP T/R
SN74AHCT273PWR
ActiveTexas Instruments
FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 1-ELEMENT 20-PIN TSSOP T/R
Description
General part information
74AHCT273 Series
These devices are positive-edge-triggered D-type flip-flops with a direct clear ( CLR) input.
These devices are positive-edge-triggered D-type flip-flops with a direct clear ( CLR) input.
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AHCT273PWR |
|---|---|
| Clock Frequency | 75 MHz |
| Current - Output High | 8 mA |
| Current - Output Low | 8 mA |
| Current - Quiescent (Iq) | 4 µA |
| Function | Master Reset |
| Input Capacitance | 2.5 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 9.2 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Non-Inverted |
| Package Length | 0.173 in |
| Package Name | 20-TSSOP |
| Package Width | 4.4 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Advanced High-Speed CMOS (AHC) Logic Family (Rev. C)
TI IBIS File Creation, Validation, and Distribution Processes
Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Little Logic Guide 2018 (Rev. G)
Implications of Slow or Floating CMOS Inputs (Rev. E)
How to Select Little Logic (Rev. A)
Power-Up Behavior of Clocked Devices (Rev. B)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Design Summary for WCSP Little Logic (Rev. B)
AHC/AHCT Designer's Guide February 2000 (Rev. D)
Selecting the Right Level Translation Solution (Rev. A)
CMOS Power Consumption and CPD Calculation (Rev. B)
Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C)
Texas Instruments Little Logic Application Report
LOGIC Pocket Data Book (Rev. B)
Live Insertion
SN74AHCT273 Octal D-Type Flip-Flops With Clear datasheet (Rev. G)
Logic Guide (Rev. AB)
