
SN74AHC573PW
ObsoleteTexas Instruments
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74AHC573PW
ObsoleteTexas Instruments
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Description
General part information
74AHC573 Series
The SNx4AHC573 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation.
The SNx4AHC573 devices are octal transparent D-type latches designed for 2V to 5.5V VCC operation.
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AHC573PW |
|---|---|
| Circuit | 8:8 |
| Current - Output High | 8 mA |
| Current - Output Low | 8 mA |
| Delay Time - Propagation | 1 ns |
| Independent Circuits | 1 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Surface Mount |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Type | Tri-State |
| Package Length | 0.173 in |
| Package Name | 20-TSSOP |
| Package Width | 4.4 mm |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Live Insertion
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Logic Guide (Rev. AB)
TI IBIS File Creation, Validation, and Distribution Processes
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices
Implications of Slow or Floating CMOS Inputs (Rev. E)
Selecting the Right Level Translation Solution (Rev. A)
Advanced High-Speed CMOS (AHC) Logic Family (Rev. C)
Texas Instruments Little Logic Application Report
Power-Up Behavior of Clocked Devices (Rev. B)
LOGIC Pocket Data Book (Rev. B)
SNx4AHC573 Octal Transparent D-Type Latches With 3-State Outputs datasheet (Rev. M)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
CMOS Power Consumption and CPD Calculation (Rev. B)
Design Summary for WCSP Little Logic (Rev. B)
How to Select Little Logic (Rev. A)
Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C)
AHC/AHCT Designer's Guide February 2000 (Rev. D)
Little Logic Guide 2018 (Rev. G)