M95512-DFMC6TG
ActiveEEPROM SERIAL-SPI 512K-BIT 64K X 8 1.8V/2.5V/3.3V/5V 8-PIN UFDFPN EP T/R
Deep-Dive with AI
Search across all available documentation for this part.
M95512-DFMC6TG
ActiveEEPROM SERIAL-SPI 512K-BIT 64K X 8 1.8V/2.5V/3.3V/5V 8-PIN UFDFPN EP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | M95512-DFMC6TG |
|---|---|
| Clock Frequency | 16 MHz |
| Memory Format | EEPROM |
| Memory Interface | SPI |
| Memory Organization | 64K x 8 |
| Memory Size | 64 kb |
| Memory Type | Non-Volatile |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 8-UFDFN Exposed Pad |
| Supplier Device Package | 8-UFDFPN (2x3) |
| Technology | EEPROM |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 1.7 V |
| Write Cycle Time - Word, Page | 5 ms |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.16 | |
| 10 | $ 1.05 | |||
| 25 | $ 1.03 | |||
| 50 | $ 1.02 | |||
| 100 | $ 0.91 | |||
| 250 | $ 0.91 | |||
| 500 | $ 0.90 | |||
| 1000 | $ 0.86 | |||
| Digi-Reel® | 1 | $ 1.16 | ||
| 10 | $ 1.05 | |||
| 25 | $ 1.03 | |||
| 50 | $ 1.02 | |||
| 100 | $ 0.91 | |||
| 250 | $ 0.91 | |||
| 500 | $ 0.90 | |||
| 1000 | $ 0.86 | |||
| Tape & Reel (TR) | 5000 | $ 0.80 | ||
| 10000 | $ 0.78 | |||
Description
General part information
M95512-A125 Series
The M95512-A125 and M95512-A145 are 512-Kbit serial EEPROM Automotive grade devices operating up to 145°C. They are compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 0.
The devices are accessed by a simple serial SPI compatible interface running up to 16 MHz.
The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95512-A125 and M95512-A145 are byte-alterable memories (65536 × 8 bits) organized as 512 pages of 128 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.