Zenode.ai Logo
SN74LVC08APWT

SN74LVC08APWT

Active
Texas Instruments

FOUR-CHANNEL TWO-INPUT 1.65V TO 3.6V AND GATE

Find alt
SN74LVC08APWT

SN74LVC08APWT

Active
Texas Instruments

FOUR-CHANNEL TWO-INPUT 1.65V TO 3.6V AND GATE

Find alt

Description

General part information

74LVC08 Series

Four-channel two-input 1.65V to 3.6V AND gate

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC08APWT
Current - Output High24 mA
Current - Output Low24 mA
Current - Quiescent (Max)1 µA
Input Logic Level - High (Max)2 V
Input Logic Level - High (Min)1.7 V
Input Logic Level - Low (Max)0.8 V
Input Logic Level - Low (Min)0.7 V
Logic TypeAND Gate
Max CL50 pF
Max Propagation Delay3.9 ns
Mounting TypeSurface Mount
Number of Circuits4
Number of Inputs2
Operating Temperature (Max)125 °C
Operating Temperature (Min)-40 °C
Package Length0.173 in
Package Name14-TSSOP
Package Width4.4 mm
Voltage - Supply (Maximum)3.6 V
Voltage - Supply (Minimum)1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

Signal Switch Data Book (Rev. A)
Texas Instruments Little Logic Application Report
Little Logic Guide 2018 (Rev. G)
LVC Characterization Information
STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Understanding Advanced Bus-Interface Products Design Guide
Logic Guide (Rev. AB)
CMOS Power Consumption and CPD Calculation (Rev. B)
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
Optimizing Board Space for Discrete LOGIC Designs Using Smallest Package Solutio (Rev. A)
Use of the CMOS Unbuffered Inverter in Oscillator Circuits
Selecting the Right Level Translation Solution (Rev. A)
LOGIC Pocket Data Book (Rev. B)
SNx4LVC08A Quadruple 2-Input Positive-AND Gates datasheet (Rev. W)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)
Low-Voltage Logic (LVC) Designer's Guide
How to Select Little Logic (Rev. A)
Standard Linear & Logic for PCs, Servers & Motherboards
Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices
Optimizing DC Fast Charger Systems Using Logic and Translation
TI IBIS File Creation, Validation, and Distribution Processes
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
Implications of Slow or Floating CMOS Inputs (Rev. E)
Design Summary for WCSP Little Logic (Rev. B)
Live Insertion
Input and Output Characteristics of Digital Integrated Circuits