Zenode.ai Logo
CDCLVP110VFRG4

CDCLVP110VFRG4

Unknown
Texas Instruments

CLOCK DRIVER 10-OUT 2-IN 1:10 32-PIN LQFP T/R

Find alt
CDCLVP110VFRG4

CDCLVP110VFRG4

Unknown
Texas Instruments

CLOCK DRIVER 10-OUT 2-IN 1:10 32-PIN LQFP T/R

Find alt

Description

General part information

CDCLVP110 Series

The CDCLVP110 clock driver distributes one differential clock pair of either LVPECL or HSTL (selectable) input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP110 can accept two clock sources into an input multiplexer. The CLK0 input accepts either LVECL/LVPECL input signals, while CLK1 accepts an HSTL input signal when operated under LVPECL conditions. The CDCLVP110 is specifically designed for driving 50-Ω transmission lines.

The VBB reference voltage output is used if single-ended input operation is required. In this case the VBB pin should be connected toCLK0and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

Technical Specifications

Parameters and characteristics for this part

SpecificationCDCLVP110VFRG4
Differential InputYes
Differential OutputYes
Frequency - Max3.5 GHz
InputLVPECL, HSTL
Input Ratio2
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
OutputLVPECL
Output Ratio10
Package / Case32-LQFP
Package Length7 mm
Package Name32-LQFP
Package Width7 mm
TypeMultiplexer, Fanout Buffer (Distribution)
Voltage - Supply (Maximum)3.8 V
Voltage - Supply (Minimum)2.375 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

No documents available