Zenode.ai Logo
144-pin (ZEG) package image

ADC12DJ5200RFZEGT

Active
Texas Instruments

RF-SAMPLING 12-BIT ADC WITH DUAL-CHANNEL 5.2 GSPS OR SINGLE-CHANNEL 10.4 GSPS

Find alt
144-pin (ZEG) package image

ADC12DJ5200RFZEGT

Active
Texas Instruments

RF-SAMPLING 12-BIT ADC WITH DUAL-CHANNEL 5.2 GSPS OR SINGLE-CHANNEL 10.4 GSPS

Find alt

Description

General part information

ADC12DJ5200RF Series

The ADC12DJ5200RF device is an RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from DC to above 10GHz. ADC12DJ5200RF can be configured as a dual-channel, 5.2GSPS ADC or single-channel, 10.4GSPS ADC. Support of a useable input frequency range of up to 10GHz enables direct RF sampling of L-band, S-band, C-band, and X-band for frequency agile systems.

The ADC12DJ5200RF uses a high-speed JESD204C output interface with up to 16 serialized lanes supporting up to 17.16Gbps line rate. Deterministic latency and multi-device synchronization is supported through JESD204C subclass-1. The JESD204C interface can be configured to trade-off line rate and number of lanes. Both 8b/10b and 64b/66b data encoding schemes are supported. 64b/66b encoding supports forward error correction (FEC) for improved bit error rates. The interface is backwards compatible with JESD204B receivers.

Innovative synchronization features, including noiseless aperture delay adjustment and SYSREF windowing, simplify system design for multi-channel applications. Optional digital down converters (DDCs) are available to provide digital conversion to baseband and to reduce the interface rate. A programmable FIR filter allows on-chip equalization.

Technical Specifications

Parameters and characteristics for this part

SpecificationADC12DJ5200RFZEGT
ArchitectureSAR, Pipelined
ConfigurationMUX-ADC
Data InterfaceJESD204B/C
FeaturesTemperature Sensor
Input TypeSingle Ended, Differential
Mounting TypeSurface Mount
Number of A/D Converters2 count
Number of Bits12 bits
Number of Inputs2
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
Package / CaseFCBGA, 144-BGA
Package Length10 mm
Package Name144-FCBGA
Package Width10 mm
Ratio - ADC2
Ratio - S/H0
Reference TypeExternal, Internal
Sampling Rate (Per Second)5.2 GHz
Voltage - Supply, Analog (Range 1 Max)1.15 V
Voltage - Supply, Analog (Range 1 Min)1.05 V
Voltage - Supply, Analog (Range 2 Max)2 V
Voltage - Supply, Analog (Range 2 Min)1.8 V
Voltage - Supply, Digital (Max)1.15 V
Voltage - Supply, Digital (Min)1.05 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources

Simplifying Power Architectures With Low-Noise Power Devices (Rev. A)
Evaluating High-Speed, RF ADC Converter Front-end Architectures
안티알리아싱 필터 설계 기술이 액티브 RF 컨버터 프론트 엔드를 개선하는 방법
Powering Sensitive Noise ADC Designs with the TPS62913 Low-Noise Buck Converter
Simplifying Power Conversion in High-Voltage Systems
Unraveling the Full-Scale Mysteries of Your RF Converter’s Analog Inputs
ADCxxDJxx00RF-TRF1208 Evaluation Module User's Guide
Keys to quick success using high-speed data converters
JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices
以低雜訊電源裝置簡化電源架構 (Rev. A)
So, what are S-parameters anyway?
RF Sampling Resource Guide
저잡음 전력 장치로 전력 아키텍처 간소화 (Rev. A)
ADC12DJ5200RFEVM EU Declaration of Conformity (DoC) (Rev. B)
Comparing Active vs. Passive High-Speed/RF A/D Converter Front Ends
Impact of PLL Jitter to GSPS ADC's SNR and Performance Optimization
The 3rd dB: Why a Lossy Attenuation Network Pad Works Well With RF ADCs
ADC12DJ5200RF 10.4GSPS Single-Channel or 5.2GSPS Dual-Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC) datasheet (Rev. G)
Coherently Sampling in High-Speed Data-Converter Testing
How anti-aliasing filter design techniques improve active RF converter front ends
Improve SFDR Using Calibration in High-Speed ADCs
Clutter‐free power supplies for RF converters in radar applications (Part 1)
抗混疊濾波器設計技術如何改善主動式 RF 轉換器前端
Step-by-step considerations for designing wide-bandwidth multichannel systems
ADC12DJ5200RFZEGT | Datasheet