
CD74AC175M
ObsoleteTexas Instruments
QUAD D-TYPE FLIP-FLOPS WITH RESET

CD74AC175M
ObsoleteTexas Instruments
QUAD D-TYPE FLIP-FLOPS WITH RESET
Description
General part information
74AC175 Series
This positive-edge-triggered D-type flip-flop has a direct clear (CLR) input. The CD74AC175 features complementary outputs from each flip-flop.
This positive-edge-triggered D-type flip-flop has a direct clear (CLR) input. The CD74AC175 features complementary outputs from each flip-flop.
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74AC175M |
|---|---|
| Clock Frequency | 100 MHz |
| Current - Output High | 24 mA |
| Current - Output Low | 24 mA |
| Current - Quiescent (Iq) | 8 µA |
| Function | Master Reset |
| Input Capacitance | 10 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 12.2 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -55 °C |
| Output Type | Complementary |
| Package Length | 0.154 in |
| Package Name | 16-SOIC |
| Package Width | 3.9 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 1.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
Live Insertion
HiRel Unitrode Power Management Brochure
CD74AC175 Quadruple D-type Flip-Flop with Clear datasheet (Rev. A)
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Logic Guide (Rev. AB)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Designing With Logic (Rev. C)
Implications of Slow or Floating CMOS Inputs (Rev. E)
CMOS Power Consumption and CPD Calculation (Rev. B)
Input and Output Characteristics of Digital Integrated Circuits
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
TI IBIS File Creation, Validation, and Distribution Processes
Power-Up Behavior of Clocked Devices (Rev. B)
LOGIC Pocket Data Book (Rev. B)