
TMS320C6424ZDU7
ActiveC64X+ FIXED POINT DSP- UP TO 600MHZ, 16/8-BIT EMIFA, 32/16 BIT DDR2, SDRAM
Deep-Dive with AI
Search across all available documentation for this part.

TMS320C6424ZDU7
ActiveC64X+ FIXED POINT DSP- UP TO 600MHZ, 16/8-BIT EMIFA, 32/16 BIT DDR2, SDRAM
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Distributor | Package | Quantity | $ | |
---|---|---|---|---|
Digikey | Tray | 1 | $ 38.68 | |
Texas Instruments | JEDEC TRAY (5+1) | 1 | $ 52.16 | |
100 | $ 46.36 | |||
250 | $ 38.11 | |||
1000 | $ 34.09 |
Description
General part information
TMS320C6424 Series
The TMS320C64x+™ DSPs (including the TMS320C6424 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The C6424 device is based on the third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for digital signal processor applications. The C64x+™ devices are upward code-compatible from previous devices that are part of the C6000™ DSP platform. The C64x™ DSPs support added functionality and have an expanded instruction set from previous devices.
Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and C64x+ CPU, respectively.
With performance of up to 4800 million instructions per second (MIPS) at a clock rate of 600 MHz, the C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units-two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The eight functional units include instructions to accelerate the performance in telecom, audio, and industrial applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2400 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. For more details on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (literature number SPRU732).
Documents
Technical documentation and resources