Zenode.ai Logo
TMS320C6424ZDU7 - BGA (ZDU)

TMS320C6424ZDU7

Active
Texas Instruments

C64X+ FIXED POINT DSP- UP TO 600MHZ, 16/8-BIT EMIFA, 32/16 BIT DDR2, SDRAM

Deep-Dive with AI

Search across all available documentation for this part.

TMS320C6424ZDU7 - BGA (ZDU)

TMS320C6424ZDU7

Active
Texas Instruments

C64X+ FIXED POINT DSP- UP TO 600MHZ, 16/8-BIT EMIFA, 32/16 BIT DDR2, SDRAM

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 38.68
Texas InstrumentsJEDEC TRAY (5+1) 1$ 52.16
100$ 46.36
250$ 38.11
1000$ 34.09

Description

General part information

TMS320C6424 Series

The TMS320C64x+™ DSPs (including the TMS320C6424 device) are the highest-performance fixed-point DSP generation in the TMS320C6000™ DSP platform. The C6424 device is based on the third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for digital signal processor applications. The C64x+™ devices are upward code-compatible from previous devices that are part of the C6000™ DSP platform. The C64x™ DSPs support added functionality and have an expanded instruction set from previous devices.

Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and C64x+ CPU, respectively.

With performance of up to 4800 million instructions per second (MIPS) at a clock rate of 600 MHz, the C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units-two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The eight functional units include instructions to accelerate the performance in telecom, audio, and industrial applications. The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2400 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. For more details on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (literature number SPRU732).

Documents

Technical documentation and resources

5Vin C642x Power using a PMIC (Multi-output DC/DC Converter)

Application note

TMS320C642x DSP Enhanced DMA (EDMA) Controller User's Guide (Rev. A)

User guide

TMS320C64x+ DSP Megamodule Reference Guide (Rev. K)

User guide

TMS320C64x+ DSP Image/Video Processing Library (v2.0) Programmer's Reference (Rev. A)

User guide

TMS320C620x/C642x McBSP: UART (Rev. C)

Application note

TMS320C642x DSP Inter-Integrated Circuit (I2C) Module User's Guide (Rev. D)

User guide

Introduction to TMS320C6000 DSP Optimization

Application note

Understanding TI's PCB Routing Rule-Based DDR Timing Specification (Rev. A)

Application note

TMS320C642x DSP Peripheral Component Interconnect (PCI) User's Guide (Rev. C)

User guide

TMS320C642x DSP Phase-Locked Loop Controller (PLLC) User's Guide (Rev. B)

User guide

How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A)

Application note

Implementing DDR2 PCB Layout on the TMS320C6424 DSP

Application note

TMS320C6424/21 Digital Signal Processor Silicon Errata (Revs 1.3 1.2 1.1 & 1.0) (Rev. D)

Errata

TMS320C642x DSP Multichannel Audio Serial Port (McASP) User's Guide (Rev. C)

User guide

Thermal Considerations for the DM64xx, DM64x, and C6000 Devices

Application note

TMS320C642x DSP Pulse-Width Modulator (PWM) User's Guide (Rev. B)

User guide

TMS320C642x DSP Peripherals Overview Reference Guide

User guide

TMS320C642x DSP DDR2 Memory Controller User's Guide (Rev. B)

User guide

Using DMA with Framework Components for C64x+ (Rev. A)

Application note

TMS320C642x DSP Asynchronous External Memory Interface (EMIF) User's Guide (Rev. B)

User guide

TMS320C642x DSP Universal Asynchronous Receiver/Transmitter (UART) User's Guide (Rev. C)

User guide

TMS320C642x DSP Power and Sleep Controller (PSC) User's Guide (Rev. A)

User guide

SYS/BIOS (TI-RTOS Kernel) User's Guide (Rev. V)

User guide

TMS320C642x DSP Host Port Interface (HPI) User's Guide (Rev. A)

User guide

TMS320C6424 Fixed-Point Digital Signal Processor datasheet (Rev. D)

Data sheet

TMS320C64x+ DSP Big-Endian Library Programmer's Reference

User guide

TMS320C64x+ DSP Little-Endian Library Programmer's Reference (Rev. B)

User guide

TMS320C642x DSP General-Purpose Input/Output (GPIO) User's Guide (Rev. A)

User guide

Using the TMS320C642x Bootloader (Rev. B)

Application note

Migrating from TMS320C64x to TMS320C64x+ (Rev. A)

Application note

TMS320C642x Power Consumption Summary (Rev. D)

Application note

TMS320C642x DSP 64-Bit Timer User's Guide (Rev. A)

User guide

TMS320C64x+ Image/Video Processing Library Programmer's Reference

User guide

Plastic Ball Grid Array [PBGA] Application Note (Rev. B)

Application note

TMS320C64x+ DSP Cache User's Guide (Rev. B)

User guide

TMS320C642x Pin Multiplexing Utility

Application note

TMS320C642x DSP Multichannel Buffered Serial Port (McBSP) User's Guide (Rev. B)

User guide

TMS320C642x DSP VLYNQ Port User's Guide (Rev. B)

User guide

TMS320C642x DSP EMAC/MDIO User's Guide (Rev. C)

User guide

12Vin C642x Power using Integrated-FET DC/DC Converters and LDO

Application note

Migrating from EDMA v2.0 to EDMA v3.0 TMS320C64X DSP (Rev. A)

Application note

TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (Rev. J)

User guide