CD4027BE

Active

Texas Instruments

CMOS DUAL J-K MASTER-SLAVE FLIP-FLOP

Find alt

Alpha

CD4027BE

Active

Texas Instruments

CMOS DUAL J-K MASTER-SLAVE FLIP-FLOP

Find alt

Alpha

Description Specifications Series Pricing CAD Documents

Description

General part information

CD4027 Series

CD4027B is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K flip flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q andQsignals are provided as outputs. This input-output arrangement provides for compatibile operation with the RCA-CD4013B dual D-type flip-flop.

The CD4027B is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the postitive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input.

The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffice), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Technical Specifications

Parameters and characteristics for this part

Specification	CD4027BE

Clock Frequency	24 MHz
Current - Output High	6.8 mA
Current - Output Low	6.8 mA
Current - Quiescent (Iq)	4 µA
Function	Set(Preset) and Reset
Input Capacitance	5 pF
Max CL	50 pF
Max Propagation Delay	90 ns
Mounting Type	Through Hole
Number of Bits per Element	1 bits
Number of Elements	2
Operating Temperature (Max)	125 °C
Operating Temperature (Min)	-55 °C
Output Type	Complementary
Package Length	0.3 in
Package Name	16-PDIP, 16-DIP
Package Width	7.62 mm
Trigger Type	Positive Edge
Type	JK Type
Voltage - Supply (Maximum)	18 V
Voltage - Supply (Minimum)	3 V

CD4027 Series

CMOS Dual J-K Master-Slave Flip-Flop

Part	Current - Output Low	Current - Output High	Trigger Type	Output Type	Number of Bits per Element	Voltage - Supply (Minimum)	Voltage - Supply (Maximum)	Input Capacitance	Max Propagation Delay	Max CL	Mounting Type	Package Name	Operating Temperature (Max)	Operating Temperature (Min)	Current - Quiescent (Iq)	Function	Type	Package Length	Package Width	Number of Elements	Clock Frequency
Texas Instruments CD4027BE	6.8 mA	6.8 mA	Positive Edge	Complementary	1 bits	3 V	18 V	5 pF	90 ns	50 pF	Through Hole	16-DIP 16-PDIP	125 °C	-55 °C	4 µA	Set(Preset) and Reset	JK Type	0.3 in	7.62 mm	2	24 MHz
Texas Instruments CD4027BNSR	6.8 mA	6.8 mA	Positive Edge	Complementary	1 bits	3 V	18 V	5 pF	90 ns	50 pF	Surface Mount	16-SO 16-SOIC	125 °C	-55 °C	4 µA	Set(Preset) and Reset	JK Type	0.209 in	5.3 mm	2	24 MHz
Texas Instruments CD4027BM96	6.8 mA	6.8 mA	Positive Edge	Complementary	1 bits	3 V	18 V	5 pF	90 ns	50 pF	Surface Mount	16-SOIC	125 °C	-55 °C	4 µA	Set(Preset) and Reset	JK Type	0.154 in	3.9 mm	2	24 MHz
Texas Instruments CD4027BPWRG4	6.8 mA	6.8 mA	Positive Edge	Complementary	1 bits	3 V	18 V	5 pF	90 ns	50 pF	Surface Mount	16-TSSOP	125 °C	-55 °C	4 µA	Set(Preset) and Reset	JK Type	0.173 in	4.4 mm	2	24 MHz
Texas Instruments CD4027BM96E4	6.8 mA	6.8 mA	Positive Edge	Complementary	1 bits	3 V	18 V	5 pF	90 ns	50 pF	Surface Mount	16-SOIC	125 °C	-55 °C	4 µA	Set(Preset) and Reset	JK Type	0.154 in	3.9 mm	2	24 MHz