Zenode.ai Logo
SOP (NS)

SN74ALS109ANSR

Active
Texas Instruments

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Find alt
SOP (NS)

SN74ALS109ANSR

Active
Texas Instruments

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Find alt

Description

General part information

74ALS109 Series

These devices contain two independent J-K\ positive-edge-triggered flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. Whenandare inactive (high), data at the J and K\ inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K\ inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K\ and tying J high. They also can perform as D-type flip-flops if J and K\ are tied together.

The SN54ALS109A and SN54AS109A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS109A and SN74AS109A are characterized for operation from 0°C to 70°C.

These devices contain two independent J-K\ positive-edge-triggered flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. Whenandare inactive (high), data at the J and K\ inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K\ inputs can be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K\ and tying J high. They also can perform as D-type flip-flops if J and K\ are tied together.

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALS109ANSR
Clock Frequency34 MHz
Current - Output High400 µA
Current - Output Low8 mA
Current - Quiescent (Iq)4 mA
FunctionSet(Preset) and Reset
Max CL50 pF
Max Propagation Delay18 ns
Mounting TypeSurface Mount
Number of Bits per Element1 bits
Number of Elements2
Operating Temperature (Max)70 °C
Operating Temperature (Min)0 °C
Output TypeComplementary
Package Length0.209 in
Package Name16-SOIC, 16-SO
Package Width5.3 mm
Trigger TypePositive Edge
TypeJK Type
Voltage - Supply (Maximum)5.5 V
Voltage - Supply (Minimum)4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part