SNJ54BCT374FK
ActiveTexas Instruments
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54BCT374FK
ActiveTexas Instruments
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
Description
General part information
SN54BCT374 Series
The SNx4BCT374 devices contain eight channels of D-type flip-flops with a shared clock (CLK) and output enable (OE) pin.
The SNx4BCT374 devices contain eight channels of D-type flip-flops with a shared clock (CLK) and output enable (OE) pin.
Technical Specifications
Parameters and characteristics for this part
| Specification | SNJ54BCT374FK |
|---|---|
| Clock Frequency | 70 MHz |
| Current - Output High | 2 mA |
| Current - Output Low | 48 mA |
| Current - Quiescent (Iq) | 60 mA |
| Function | Standard |
| Input Capacitance | 6 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 9.1 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 bits |
| Number of Elements | 1 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -55 °C |
| Output Type | Tri-State, Non-Inverted |
| Package / Case | 20-CLCC |
| Package Length | 8.89 mm |
| Package Name | 20-LCCC |
| Package Width | 8.89 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 5.5 V |
| Voltage - Supply (Minimum) | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
LOGIC Pocket Data Book (Rev. B)
Input and Output Characteristics of Digital Integrated Circuits
Live Insertion
SNx4BCT374 Octal Edge-Triggered D-Type Latches With 3-State Outputs datasheet (Rev. D)
Power-Up Behavior of Clocked Devices (Rev. B)
Designing With Logic (Rev. C)
Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
Logic Guide (Rev. AB)
TI IBIS File Creation, Validation, and Distribution Processes
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Implications of Slow or Floating CMOS Inputs (Rev. E)
SNJ54BCT374FK | Datasheet
