SNJ54AC74J
ActiveTexas Instruments
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE- FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54AC74J
ActiveTexas Instruments
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE- FLIP-FLOPS WITH CLEAR AND PRESET
Description
General part information
SN54AC74 Series
The ’AC74 devices are dual positive-edge-triggered D-type flip-flops.
The ’AC74 devices are dual positive-edge-triggered D-type flip-flops.
Technical Specifications
Parameters and characteristics for this part
| Specification | SNJ54AC74J |
|---|---|
| Clock Frequency | 160 MHz |
| Current - Output High | 24 mA |
| Current - Output Low | 24 mA |
| Current - Quiescent (Iq) | 2 µA |
| Function | Set(Preset) and Reset |
| Input Capacitance | 3 pF |
| Max CL | 50 pF |
| Max Propagation Delay | 10 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 1 bits |
| Number of Elements | 2 |
| Operating Temperature (Max) | 125 °C |
| Operating Temperature (Min) | -55 °C |
| Output Type | Complementary |
| Package Length | 0.3 in |
| Package Name | 14-CDIP |
| Package Width | 7.62 mm |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply (Maximum) | 6 V |
| Voltage - Supply (Minimum) | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
HiRel Unitrode Power Management Brochure
Logic Guide (Rev. AB)
Input and Output Characteristics of Digital Integrated Circuits
Designing With Logic (Rev. C)
SNx4AC74 Dual Positive-Edge-Triggered D-type Flip-Flops with Clear and Preset datasheet (Rev. G)
Power-Up Behavior of Clocked Devices (Rev. B)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
Live Insertion
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
CMOS Power Consumption and CPD Calculation (Rev. B)
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
Implications of Slow or Floating CMOS Inputs (Rev. E)
TI IBIS File Creation, Validation, and Distribution Processes
LOGIC Pocket Data Book (Rev. B)
SNJ54AC74J | Datasheet
