CDCLVD1212RHAT
ActiveLOW JITTER, 2-INPUT SELECTABLE 1:12 UNIVERSAL-TO-LVDS BUFFER 40-VQFN -40 TO 85
Deep-Dive with AI
Search across all available documentation for this part.
CDCLVD1212RHAT
ActiveLOW JITTER, 2-INPUT SELECTABLE 1:12 UNIVERSAL-TO-LVDS BUFFER 40-VQFN -40 TO 85
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | CDCLVD1212RHAT | CDCLVD1212 Series |
|---|---|---|
| Differential - Input:Output [custom] | True | True |
| Differential - Input:Output [custom] | True | True |
| Frequency - Max [Max] | 800 MHz | 800 MHz |
| Input | LVPECL, LVCMOS, LVDS | LVPECL, LVCMOS, LVDS |
| Mounting Type | Surface Mount | Surface Mount |
| Number of Circuits | 1 | 1 |
| Operating Temperature [Max] | 85 °C | 85 °C |
| Operating Temperature [Min] | -40 °C | -40 °C |
| Output | LVDS | LVDS |
| Package / Case | 40-VFQFN Exposed Pad | 40-VFQFN Exposed Pad |
| Ratio - Input:Output [custom] | 2 | 2 |
| Ratio - Input:Output [custom] | 12 | 12 |
| Supplier Device Package | 40-VQFN (6x6) | 40-VQFN (6x6) |
| Type | Multiplexer, Fanout Buffer (Distribution) | Multiplexer, Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 2.625 V | 2.625 V |
| Voltage - Supply [Min] | 2.375 V | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| DigiKey | N/A | 1 | $ 9.35 | |
| 10 | $ 7.29 | |||
| 25 | $ 6.78 | |||
| 100 | $ 6.21 | |||
| 250 | $ 5.94 | |||
| 500 | $ 5.77 | |||
| 750 | $ 5.69 | |||
| 1250 | $ 5.60 | |||
| 1750 | $ 5.55 | |||
| Digikey | Cut Tape (CT) | 1 | $ 10.13 | |
| 10 | $ 9.15 | |||
| 25 | $ 8.72 | |||
| 100 | $ 7.57 | |||
| Digi-Reel® | 1 | $ 10.13 | ||
| 10 | $ 9.15 | |||
| 25 | $ 8.72 | |||
| 100 | $ 7.57 | |||
| Tape & Reel (TR) | 250 | $ 7.23 | ||
| 500 | $ 6.60 | |||
| 1250 | $ 5.74 | |||
| LCSC | N/A | 1 | $ 10.78 | |
| 10 | $ 10.44 | |||
| Mouser Electronics | N/A | 1 | $ 9.59 | |
| 10 | $ 7.48 | |||
| 25 | $ 6.95 | |||
| 100 | $ 6.37 | |||
| 250 | $ 6.08 | |||
| 500 | $ 5.83 | |||
| 1000 | $ 5.65 | |||
| Texas Instruments | SMALL T&R | 1 | $ 7.75 | |
| 100 | $ 6.32 | |||
| 250 | $ 4.97 | |||
| 1000 | $ 4.21 | |||
| Win Source Electronics | N/A | 4 | $ 13.21 | |
| 9 | $ 12.36 | |||
| 13 | $ 11.93 | |||
| 19 | $ 11.08 | |||
| 24 | $ 10.65 | |||
| 30 | $ 10.23 | |||
CDCLVD1212 Series
Low jitter, 2-input selectable 1:12 universal-to-LVDS buffer
| Part | Ratio - Input:Output [custom] | Ratio - Input:Output [custom] | Voltage - Supply [Min] | Voltage - Supply [Max] | Input | Mounting Type | Output | Operating Temperature [Min] | Operating Temperature [Max] | Supplier Device Package | Frequency - Max [Max] | Package / Case | Differential - Input:Output [custom] | Differential - Input:Output [custom] | Type | Number of Circuits |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments CDCLVD1212RHAR | 2 | 12 | 2.375 V | 2.625 V | LVCMOS, LVDS, LVPECL | Surface Mount | LVDS | -40 °C | 85 °C | 40-VQFN (6x6) | 800 MHz | 40-VFQFN Exposed Pad | Fanout Buffer (Distribution), Multiplexer | 1 | ||
Texas Instruments CDCLVD1212RHAT | 2 | 12 | 2.375 V | 2.625 V | LVCMOS, LVDS, LVPECL | Surface Mount | LVDS | -40 °C | 85 °C | 40-VQFN (6x6) | 800 MHz | 40-VFQFN Exposed Pad | Fanout Buffer (Distribution), Multiplexer | 1 |
Description
General part information
CDCLVD1212 Series
The CDCLVD1212 clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 12 pairs of differential LVDS clock outputs (OUT0 through OUT11) with minimum skew for clock distribution. The CDCLVD1212 can accept two clock sources into an input multiplexer. The inputs can either be LVDS, LVPECL, or LVCMOS.
The CDCLVD1212 is specifically designed for driving 50-Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage, VAC_REF, must be applied to the unused negative input pin.
The IN_SEL pin selects the input which is routed to the outputs. If this pin is left open, it disables the outputs (static). The part supports a fail-safe function. The device incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.
Documents
Technical documentation and resources