Zenode.ai Logo
CD74HCT109M96

CD74HCT109M96

Active
Texas Instruments

HIGH SPEED CMOS LOGIC DUAL POSITIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET

Find alt
CD74HCT109M96

CD74HCT109M96

Active
Texas Instruments

HIGH SPEED CMOS LOGIC DUAL POSITIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET

Find alt

Description

General part information

74HCT109 Series

The ’HC109 and ’HCT109 are dual J-K\ flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).

The flip-flop is set and reset by active-low S\ and R\, respectively. A low on both the set and reset inputs simultaneously will force both Q and Q\ outputs high. However, both set and reset going high simultaneously results in an unpredictable output condition.

The ’HC109 and ’HCT109 are dual J-K\ flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).

Technical Specifications

Parameters and characteristics for this part

SpecificationCD74HCT109M96
Clock Frequency54 MHz
Current - Output High4 mA
Current - Output Low4 mA
Current - Quiescent (Iq)4 µA
FunctionSet(Preset) and Reset
Input Capacitance10 pF
Max CL50 pF
Max Propagation Delay40 ns
Mounting TypeSurface Mount
Number of Bits per Element1 bits
Number of Elements2
Operating Temperature (Max)125 °C
Operating Temperature (Min)-55 °C
Output TypeComplementary
Package Length0.154 in
Package Name16-SOIC
Package Width3.9 mm
Trigger TypePositive Edge
TypeJK Type
Voltage - Supply (Maximum)5.5 V
Voltage - Supply (Minimum)4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Sign in to see pricing

Create a free account to access distributor pricing data.

CAD

3D models and CAD resources for this part

Documents

Technical documentation and resources