Zenode.ai Logo
ZL30120GGG2 - 100-CABGA

ZL30120GGG2

Active
Microchip Technology

SONET/SDH LINE CARD SYSTEM SYNCHRONIZER

Deep-Dive with AI

Search across all available documentation for this part.

ZL30120GGG2 - 100-CABGA

ZL30120GGG2

Active
Microchip Technology

SONET/SDH LINE CARD SYSTEM SYNCHRONIZER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics commom to parts in this series

SpecificationZL30120GGG2ZL30120 Series
Differential - Input:OutputFalseFalse
InputLVCMOSLVCMOS
Main PurposeSONET/SDH, Telecom, EthernetSONET/SDH, Telecom, Ethernet
Mounting TypeSurface MountSurface Mount
Number of Circuits11
Operating Temperature [Max]85 °C85 °C
Operating Temperature [Min]-40 °C-40 °C
OutputLVCMOSLVCMOS
Package / Case100-FBGA100-FBGA
PLLTrueTrue
Ratio - Input:Output11:1011:10
Supplier Device Package100-CABGA (9x9)100-CABGA (9x9)
Voltage - Supply [Max]3.63 V3.63 V
Voltage - Supply [Min]2.97 V2.97 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 60.67
25$ 50.55
100$ 42.48
Microchip DirectTRAY 1$ 60.67
25$ 50.55
100$ 45.95
1000$ 42.46
5000$ 40.26

ZL30120 Series

SONET/SDH Line Card System Synchronizer

PartOperating Temperature [Max]Operating Temperature [Min]OutputInputNumber of CircuitsRatio - Input:OutputDifferential - Input:OutputMounting TypePackage / CasePLLSupplier Device PackageMain PurposeVoltage - Supply [Min]Voltage - Supply [Max]
Microchip Technology
ZL30120GGG2
85 °C
-40 °C
LVCMOS
LVCMOS
1
11:10
Surface Mount
100-FBGA
100-CABGA (9x9)
Ethernet, SONET/SDH, Telecom
2.97 V
3.63 V
Microchip Technology
ZL30120GGG
85 °C
-40 °C
LVCMOS
LVCMOS
1
11:10
Surface Mount
100-FBGA
100-CABGA (9x9)
Ethernet, SONET/SDH, Telecom
2.97 V
3.63 V

Description

General part information

ZL30120 Series

The ZL30120 Multi-Rate Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. It incorporates two independent DPLLs, each capable of locking to one of eight input references and provides a wide variety of synchronized output clocks and frame pulses.

**[Click here for secure documentation](https://www.microsemi.com/product-directory/cgcd-mature/4715-zl30120#resources)**

Documents

Technical documentation and resources