
5962-8970801EA
ActiveHIGH SPEED CMOS LOGIC INVERTING QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

5962-8970801EA
ActiveHIGH SPEED CMOS LOGIC INVERTING QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
Specification | 5962-8970801EA |
---|---|
null |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
CD54HCT258 Series
High Speed CMOS Logic Inverting Quad 2-Input Multiplexer with 3-State Outputs
Part |
---|
Texas Instruments 5962-8970801EAThese devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (G)\ input is at a high logic level.
To ensure the high-impedance state during power up or power down, G\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (G)\ input is at a high logic level.
To ensure the high-impedance state during power up or power down, G\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. |
Description
General part information
CD54HCT258 Series
These devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (G)\ input is at a high logic level.
To ensure the high-impedance state during power up or power down, G\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (G)\ input is at a high logic level.
Documents
Technical documentation and resources