Sine to Square Wave Conversion Using Clock BuffersClocking Design Guidelines: Unused PinsLow-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation BoardCDCLVD1204 2:4 Low Additive Jitter LVDS Buffer datasheet (Rev. B)

/ 0

100%