74HCT73 Series
High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset
Manufacturer: Texas Instruments
Catalog
High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset
Beta
⌘K
High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset
High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset
High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset
| Part | Current - Output Low | Current - Output High | Voltage - Supply (Maximum) | Voltage - Supply (Minimum) | Max Propagation Delay | Max CL | Mounting Type | Current - Quiescent (Iq) | Type | Number of Bits per Element | Function | Clock Frequency | Package Name | Output Type | Package Width | Package Length | Number of Elements | Trigger Type | Operating Temperature (Max) | Operating Temperature (Min) | Input Capacitance |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 Texas Instruments | 4 mA | 4 mA | 5.5 V | 4.5 V | 38 ns | 50 pF | Surface Mount | 4 µA | JK Type | 1 bits | Reset | 60 MHz | 14-SOIC | Complementary | 3.9 mm | 0.154 in | 2 | Negative Edge | 125 °C | -55 °C | 10 pF |
 Texas Instruments | 4 mA | 4 mA | 5.5 V | 4.5 V | 38 ns | 50 pF | Through Hole | 4 µA | JK Type | 1 bits | Reset | 60 MHz | 14-DIP 14-PDIP | Complementary | 7.62 mm | 0.3 in | 2 | Negative Edge | 125 °C | -55 °C | 10 pF |