Catalog
1-Ch Low Cost OTN Jitter Attenuator
Key Features
• Input Clocks* Three inputs, two differential/CMOS, one CMOS
• * Any input frequency from 1kHz to 1250MHz (1kHz to 300MHz for CMOS)
• * Inputs continually monitored for activity and frequency accuracy
• * Automatic or manual reference switching
•
• Low-Bandwidth DPLL* Programmable Bandwidth, 14Hz to 500Hz
• * Attenuates jitter up to several UI
• * Free-Run or holdover on loss of all inputs
• * Hitless reference switching
• * High-resolution holdover averaging
• * Digitally controlled phase adjustment
•
• Low-Jitter Fractional-N APLL and 3 Outputs* Any output frequency from <1Hz to 1035MHz
• * High-resolution fractional frequency conversion with 0ppm error
• * Easy-to-configure, encapsulated design requires no external VCXO or loop filter components
• * Each output has independent dividers
• * Output jitter is typically 160fs to 280fs RMS (12kHz-20MHz integration band)
• * Each output is CML or 2xCMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL
• * In 2xCMOS mode the P and N pins can be different frequencies (e.g. 125MHz and 25MHz)
• * Per-output supply pin with CMOS output voltages from 1.5V to 3.3V
• * Precise output alignment circuitry and per-output phase adjustment
• * Per-output enable/disable and glitchless start/stop (stop high or low)
•
• General Features* Automatic self-configuration at power-up from Internal EEPROM; up to four configurations, pin-selectable
• * Numerically controlled oscillator mode
• * Zero-delay mode with external feedback
• * SPI or I2C processor interface
• * Easy-to-use evaluation software
• * -40 to +85°C Operating temperature range
• * 32 pin 5 x 5mm QFN Package
Description
AI
[CREATE AND SAMPLE YOUR CUSTOM ZL30169 HERE](https://clockworks.microchip.com/microchip/design/inputZL)
The ZL30169 is a high performance OTN clock translator that provides output clocks with jitter performance of 250fs RMS. The device integrates a digital phase locked loop (DPLL), analog PLL and EEPROM into a tiny 5x5mm 32 pin QFN package. With programmable loop bandwidth from 14Hz to 500 Hz the DPLL provides hitless reference switching, holdover and jitter filtering. The integrated APLL generates the ultra-low jitter output clocks programmable to any frequency from <1Hz to 1035MHz. The integrated EEPROM provides automatic self-configuration of the device at start-up.