Zenode.ai Logo

CD74AC251 Series

8-Input Multiplexer with 3-State Outputs

Manufacturer: Texas Instruments
Link to Manufacturer Page: https://www.ti.com/

Catalog

8-Input Multiplexer with 3-State Outputs

PartIndependent CircuitsMounting TypeSupplier Device PackageVoltage Supply SourceOperating Temperature [Min]Operating Temperature [Max]Current - Output High, LowPackage / CasePackage / CaseVoltage - Supply [Min]Voltage - Supply [Max]CircuitType
Texas Instruments
CD74AC251M96
1
Surface Mount
16-SOIC
Single Supply
-55 °C
125 °C
75 mA, 75 mA
16-SOIC
0.154 in, 3.9 mm Width
1.5 V
5.5 V
1 x 8:1
Multiplexer

Key Features

Buffered inputsTypical propagation delay6ns at VCC = 5V, TA = 25°C, CL = 50pFExceeds 2kV ESD protection MIL-STD-883, method 3015SCR-latchup-resistant CMOS process and circuit designSpeed of bipolar FAST™/AS/S with significantly reduced power consumptionBalanced propagation delaysAC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply±24mA output drive currentFanout to 15 FAST™ ICsDrives 50Ω transmission linesBuffered inputsTypical propagation delay6ns at VCC = 5V, TA = 25°C, CL = 50pFExceeds 2kV ESD protection MIL-STD-883, method 3015SCR-latchup-resistant CMOS process and circuit designSpeed of bipolar FAST™/AS/S with significantly reduced power consumptionBalanced propagation delaysAC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply±24mA output drive currentFanout to 15 FAST™ ICsDrives 50Ω transmission lines

Description

AI
The CD74AC251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement (Y) outputs as well as an Output Enable (OE) input. The OE must be at a LOW logic level to enable this device. When the OE input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and Y outputs. The CD74AC251 8-input multiplexers that utilize the Harris Advanced CMOS Logic technology. This multiplexer features both true (Y) and complement (Y) outputs as well as an Output Enable (OE) input. The OE must be at a LOW logic level to enable this device. When the OE input is HIGH, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and Y outputs.