Zenode.ai Logo

74LVTH245 Series

3.3-V ABT Octal Bus Transceivers With 3-State Outputs

Manufacturer: Texas Instruments

Catalog(10 parts)

PartNumber of Bits per ElementCurrent - Output High, LowOperating TemperatureOperating TemperatureNumber of ElementsOutput TypeSupplier Device PackageMounting TypeVoltage - SupplyVoltage - SupplyPackage / CasePackage / CasePackage / Case
Texas Instruments
SN74LVTH245ADBR
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-SSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-SSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.0052999998442828655 m, 0.005308600142598152 m
20-SSOP
Texas Instruments
SN74LVTH245ANSR
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-SO
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-SO
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.0052999998442828655 m, 0.005308600142598152 m
20-SOIC
Texas Instruments
SN74LVTH245APWRG4
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-TSSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-TSSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.004394200164824724 m
20-TSSOP
0.004399999976158142 m
Texas Instruments
SN74LVTH245AGQNR
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-BGA MICROSTAR JUNIOR (4x3)
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-BGA MICROSTAR JUNIOR (4x3)
Surface Mount
2.700000047683716 V
3.5999999046325684 V
20-VFBGA
Texas Instruments
SN74LVTH245ARGYR
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-VQFN (3.5x4.5)
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-VQFN (3.5x4.5)
Surface Mount
2.700000047683716 V
3.5999999046325684 V
20-VFQFN Exposed Pad
Texas Instruments
SN74LVTH245AMDBREP
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-SSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
125 °C
-55 °C
1 ul
3-State
20-SSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.0052999998442828655 m, 0.005308600142598152 m
20-SSOP
Texas Instruments
SN74LVTH245APWE4
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-TSSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-TSSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.004394200164824724 m
20-TSSOP
0.004399999976158142 m
Texas Instruments
SN74LVTH245ADW
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-SOIC
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-SOIC
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.007493000011891127 m, 0.007499999832361937 m
20-SOIC
Texas Instruments
SN74LVTH245APWG4
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-TSSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-TSSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.004394200164824724 m
20-TSSOP
0.004399999976158142 m
Texas Instruments
SN74LVTH245APW
Transceiver, Non-Inverting 1 Element 8 Bit per Element 3-State Output 20-TSSOP
8 ul
0.03200000151991844 A, 0.06400000303983688 A
85 °C
-40 °C
1 ul
3-State
20-TSSOP
Surface Mount
2.700000047683716 V
3.5999999046325684 V
0.004394200164824724 m
20-TSSOP
0.004399999976158142 m

Key Features

Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)Typical VOLP(Output Ground Bounce)<0.8 V at VCC= 3.3 V, TA= 25°CSupport Unregulated Battery Operation Down to 2.7 VIoffand Power-Up 3-State Support Hot InsertionBus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown ResistorsLatch-Up Performance Exceeds 500 mA Per JESD 17ESD Protection Exceeds JESD 222000-V Human-Body Model (A114-A)200-V Machine Model (A115-A)Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)Typical VOLP(Output Ground Bounce)<0.8 V at VCC= 3.3 V, TA= 25°CSupport Unregulated Battery Operation Down to 2.7 VIoffand Power-Up 3-State Support Hot InsertionBus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown ResistorsLatch-Up Performance Exceeds 500 mA Per JESD 17ESD Protection Exceeds JESD 222000-V Human-Body Model (A114-A)200-V Machine Model (A115-A)

Description

AI
These octal bus transceivers are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the devices so the buses are effectively isolated. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. These devices are fully specified for hot-insertion applications using Ioffand power-up 3-state. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. These octal bus transceivers are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the devices so the buses are effectively isolated. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. These devices are fully specified for hot-insertion applications using Ioffand power-up 3-state. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.