Zenode.ai Logo

ADS125H02 Series

24-bit, 40-kSPS, 2-ch delta-sigma ADC with ±20-V input, PGA, IDACs, GPIOs and VREF

Manufacturer: Texas Instruments

Catalog(0 parts)

Part
No parts found
Try adjusting your search criteria

Key Features

±20-V input, 24-bit delta-sigma ADCProgrammable data rate: 2.5 SPS to 40 kSPSHigh-voltage, high-impedance PGA:Differential input range: up to ±20 VProgrammable gain: 0.125 to 128Common-mode input voltage: up to ±15.5 VInput impedance: 1 GΩ (minimum)High-performance ADC:Input noise: 45 nVRMS(20 SPS)CMRR: 105 dBNormal-mode rejection at 50 Hz, 60 Hz: 95 dBOffset drift: 5 nV/°CGain drift: 1 ppm/°CINL: 2 ppmIntegrated features and diagnostics:2.5-V reference: 3 ppm/°C driftClock oscillator: 2.5% error (maximum)Excitation current sourcesGPIO to drive external muxSignal and reference voltage monitorsCyclic redundancy check (CRC)Power supplies:AVDD: 4.75 V to 5.25 VDVDD: 2.7 V to 5.25 VHVDD: ±5 V to ±18 VOperating temperature: –40°C to +125°C5-mm × 5-mm VQFN package±20-V input, 24-bit delta-sigma ADCProgrammable data rate: 2.5 SPS to 40 kSPSHigh-voltage, high-impedance PGA:Differential input range: up to ±20 VProgrammable gain: 0.125 to 128Common-mode input voltage: up to ±15.5 VInput impedance: 1 GΩ (minimum)High-performance ADC:Input noise: 45 nVRMS(20 SPS)CMRR: 105 dBNormal-mode rejection at 50 Hz, 60 Hz: 95 dBOffset drift: 5 nV/°CGain drift: 1 ppm/°CINL: 2 ppmIntegrated features and diagnostics:2.5-V reference: 3 ppm/°C driftClock oscillator: 2.5% error (maximum)Excitation current sourcesGPIO to drive external muxSignal and reference voltage monitorsCyclic redundancy check (CRC)Power supplies:AVDD: 4.75 V to 5.25 VDVDD: 2.7 V to 5.25 VHVDD: ±5 V to ±18 VOperating temperature: –40°C to +125°C5-mm × 5-mm VQFN package

Description

AI
The ADS125H02 is a ±20-V input, 24-bit, delta-sigma (ΔΣ) analog-to-digital converter (ADC). The ADC features a low-noise programmable gain amplifier (PGA), an internal reference, clock oscillator, and signal or reference out-of-range monitors. The integration of a wide input range, ±18-V PGA and an ADC into a single package reduces board area up to 50% compared to discrete solutions. Programmable gain of 0.125 to 128 (corresponding to an equivalent input range from ±20 V to ±20 mV) eliminates the need for an external attenuator or external gain stages. 1-GΩ minimum input impedance reduces error caused by sensor loading. Additionally, the low noise and low drift performance allow direct connections to bridge, resistance temperature detector (RTD), and thermocouple sensors. The digital filter attenuates 50-Hz and 60-Hz line cycle noise for data rates ≤ 50 SPS or 60 SPS to reduce measurement error. The filter also provides no-latency conversion data for high data throughput during channel sequencing. The ADS125H02 is housed in a 5-mm × 5-mm VQFN package and is fully specified over the –40°C to +125°C temperature range. The ADS125H02 is a ±20-V input, 24-bit, delta-sigma (ΔΣ) analog-to-digital converter (ADC). The ADC features a low-noise programmable gain amplifier (PGA), an internal reference, clock oscillator, and signal or reference out-of-range monitors. The integration of a wide input range, ±18-V PGA and an ADC into a single package reduces board area up to 50% compared to discrete solutions. Programmable gain of 0.125 to 128 (corresponding to an equivalent input range from ±20 V to ±20 mV) eliminates the need for an external attenuator or external gain stages. 1-GΩ minimum input impedance reduces error caused by sensor loading. Additionally, the low noise and low drift performance allow direct connections to bridge, resistance temperature detector (RTD), and thermocouple sensors. The digital filter attenuates 50-Hz and 60-Hz line cycle noise for data rates ≤ 50 SPS or 60 SPS to reduce measurement error. The filter also provides no-latency conversion data for high data throughput during channel sequencing. The ADS125H02 is housed in a 5-mm × 5-mm VQFN package and is fully specified over the –40°C to +125°C temperature range.