Zenode.ai Logo
Log InSign Up

54HC373 Series

Octal transparent D-type latch with 3-state outputs

Manufacturer: Texas Instruments

Catalog(2 parts)

PartVoltage - Supply▲▼Voltage - Supply▲▼Logic TypeOutput TypeCurrent - Output High, Low▲▼Package / CaseDelay Time - Propagation▲▼Supplier Device PackageIndependent Circuits▲▼
Texas Instruments
SN54HC373VTDG1
D-Type Transparent Latch 1 Channel IC Tri-State Die
2 V
6 V
D-Type Transparent Latch
Tri-State
0.007799999788403511 A, 0.007799999788403511 A
Die
1.3000000187446405e-8 s
Die
1 ul
Texas Instruments
SN54HC373VTDG2
D-Type Transparent Latch 1 Channel IC Tri-State Die
2 V
6 V
D-Type Transparent Latch
Tri-State
0.007799999788403511 A, 0.007799999788403511 A
Die
1.3000000187446405e-8 s
Die
1 ul

Key Features

• Wide Operating Voltage RangeHigh-Current 3-State True Outputs CanDrive Up To 15 LSTTL LoadsLow Power ConsumptionTypical tpd= 13 nsLow Input CurrentFull Parallel Access for LoadingWide Operating Voltage RangeHigh-Current 3-State True Outputs CanDrive Up To 15 LSTTL LoadsLow Power ConsumptionTypical tpd= 13 nsLow Input CurrentFull Parallel Access for Loading

Description

AI
This 8-bit latch features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the SN54HC373-DIE are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs. This 8-bit latch features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the SN54HC373-DIE are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.