CDCE62005 Series
5/10 outputs clock generator/jitter cleaner with integrated dual VCO
Manufacturer: Texas Instruments
Link to Manufacturer Page: https://www.ti.com/
Catalog
5/10 outputs clock generator/jitter cleaner with integrated dual VCO
| Part | Package / Case | Type | Supplier Device Package | Input | Divider/Multiplier | Operating Temperature [Min] | Operating Temperature [Max] | PLL | Output | Mounting Type | Frequency - Max [Max] | Number of Circuits | Voltage - Supply [Max] | Voltage - Supply [Min] | Differential - Input:Output [custom] | Differential - Input:Output [custom] | Ratio - Input:Output [custom] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments CDCE62005RGZT | 48-VFQFN Exposed Pad | Clock Generator | 48-VQFN (7x7) | Crystal, LVCMOS, LVDS, LVPECL | Yes/No | -40 °C | 85 °C | Yes with Bypass | LVCMOS, LVDS, LVPECL | Surface Mount | 1.5 GHz | 1 | 3.6 V | 3 V | 3:5 | ||
Texas Instruments CDCE62005RGZR | 48-VFQFN Exposed Pad | Clock Generator | 48-VQFN (7x7) | Crystal, LVCMOS, LVDS, LVPECL | Yes/No | -40 °C | 85 °C | Yes with Bypass | LVCMOS, LVDS, LVPECL | Surface Mount | 1.5 GHz | 1 | 3.6 V | 3 V | 3:5 |
Key Features
• Superior Performance:Low Noise Clock Generator: 550 fs rms typical (10 kHz to 20 MHz Integration Bandwidth),FC= 100 MHzLow Noise Jitter Cleaner: 2.6 ps rms typical (10 kHz to 20 MHz Integration Bandwidth),FC= 100 MHzFlexible Frequency Planning:5 Fully Configurable Outputs: LVPECL, LVDS, LVCMOS and Special High Swing Output ModesUnique Dual-VCO Architecture Supports a Wide Tuning Range: 1.750 GHz to 2.356 GHzOutput Frequency Ranges from 4.25 MHz to 1.175 GHz in Synthesizer ModeOutput Frequency up to 1.5 GHz in Fan-Out ModeIndependent Coarse Skew Control on all OutputsHigh Flexibility:Integrated EEPROM Determines Device Configuration at Power-upSmart Input Multiplexer Automatically Switches Between One of Three Reference Inputs7-mm × 7-mm 48-Pin VQFN Package (RGZ)–40°C to +85°C Temperature RangeSuperior Performance:Low Noise Clock Generator: 550 fs rms typical (10 kHz to 20 MHz Integration Bandwidth),FC= 100 MHzLow Noise Jitter Cleaner: 2.6 ps rms typical (10 kHz to 20 MHz Integration Bandwidth),FC= 100 MHzFlexible Frequency Planning:5 Fully Configurable Outputs: LVPECL, LVDS, LVCMOS and Special High Swing Output ModesUnique Dual-VCO Architecture Supports a Wide Tuning Range: 1.750 GHz to 2.356 GHzOutput Frequency Ranges from 4.25 MHz to 1.175 GHz in Synthesizer ModeOutput Frequency up to 1.5 GHz in Fan-Out ModeIndependent Coarse Skew Control on all OutputsHigh Flexibility:Integrated EEPROM Determines Device Configuration at Power-upSmart Input Multiplexer Automatically Switches Between One of Three Reference Inputs7-mm × 7-mm 48-Pin VQFN Package (RGZ)–40°C to +85°C Temperature Range
Description
AI
The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62005 achieves jitter performance well under 1 ps RMS (10 kHz to 20 MHz integration bandwidth).
The CDCE62005 incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHz) and skew relationship via a programmable delay block (note that frequency range depends on operational mode and output format selected). If all outputs are configured in single-ended mode (for example, LVCMOS), the CDCE62005 supports up to ten outputs. Each output can select one of four clock sources to condition and distribute including any of the three clock inputs or the output of the frequency synthesizer. The input block includes two universal differential inputs which support frequencies in the range of 40 kHz to 500 MHz and an auxiliary input that can be configured to connect to an external crystal via an on chip oscillator block.
The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.
The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62005 achieves jitter performance well under 1 ps RMS (10 kHz to 20 MHz integration bandwidth).
The CDCE62005 incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHz) and skew relationship via a programmable delay block (note that frequency range depends on operational mode and output format selected). If all outputs are configured in single-ended mode (for example, LVCMOS), the CDCE62005 supports up to ten outputs. Each output can select one of four clock sources to condition and distribute including any of the three clock inputs or the output of the frequency synthesizer. The input block includes two universal differential inputs which support frequencies in the range of 40 kHz to 500 MHz and an auxiliary input that can be configured to connect to an external crystal via an on chip oscillator block.
The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.