CD74HC174E

Active

Texas Instruments

HIGH SPEED CMOS LOGIC HEX D-TYPE FLIP-FLOPS WITH RESET

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsSignal Switch Data Book (Rev. A)Semiconductor Packing Material Electrostatic Discharge (ESD) Protection +13

CD74HC174E

Active

Texas Instruments

HIGH SPEED CMOS LOGIC HEX D-TYPE FLIP-FLOPS WITH RESET

Deep-Dive with AI

DocumentsSignal Switch Data Book (Rev. A)Semiconductor Packing Material Electrostatic Discharge (ESD) Protection +13

Specifications Pricing Series Description Documents

Technical Specifications

Parameters and characteristics commom to parts in this series

Specification	CD74HC174E	74HC174 Series

Clock Frequency	35 MHz	35 - 85 MHz
Current - Output High, Low	5.2 mA, 5.2 mA	5.2 mA
Current - Quiescent (Iq)	8 ÁA	8 ÁA
Input Capacitance	10 pF	3 - 10 pF
Max Propagation Delay @ V, Max CL	28 ns	14 - 28 ns
Mounting Type	Through Hole	Surface Mount, Through Hole
Number of Bits per Element	6	6
Number of Elements [custom]	1	1
Operating Temperature [Max]	125 °C	85 - 125 °C
Operating Temperature [Min]	-55 C	-55 - -40 °C
Output Type	Non-Inverted	Non-Inverted
Package / Case	0.3 in, 7.62 mm	0.154 - 7.62 mm Width
Package / Case	16-DIP	16-TSSOP, 16-SOIC, 16-SSOP, 16-DIP
Package / Case	-	0.173 "
Package / Case	-	4.4 mm
Package / Case	-	0.209 in
Package / Case	-	5.3 mm
Supplier Device Package	16-PDIP	16-TSSOP, 16-SOIC, 16-SSOP, 16-PDIP
Trigger Type	Positive Edge	Positive Edge
Type	D-Type	D-Type
Voltage - Supply [Max]	6 V	6 V
Voltage - Supply [Min]	2 V	2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	1	$ 0.89
		10	$ 0.79
		25	$ 0.74
		100	$ 0.60
		250	$ 0.56
		500	$ 0.48
		880	$ 0.34
		1000	$ 0.38
		2500	$ 0.35
		5000	$ 0.32
Texas Instruments	TUBE	1	$ 0.77
		100	$ 0.52
		250	$ 0.40
		1000	$ 0.27

74HC174 Series

Hex D-Type Flip-Flops With Clear

Part	Mounting Type	Trigger Type	Package / Case [x]	Package / Case	Package / Case [x]	Operating Temperature [Max]	Operating Temperature [Min]	Output Type	Number of Elements [custom]	Voltage - Supply [Min]	Voltage - Supply [Max]	Input Capacitance	Supplier Device Package	Current - Output High, Low	Type	Current - Quiescent (Iq)	Max Propagation Delay @ V, Max CL	Clock Frequency	Number of Bits per Element	Package / Case	Package / Case [y]	Package / Case [y]
Texas Instruments SN74HC174PWRG4 The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge	0.173 "	16-TSSOP	4.4 mm	85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-TSSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6
Texas Instruments SN74HC174DRG4 The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge		16-SOIC		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6	0.154 in, 3.9 mm Width
Texas Instruments SN74HC174DBR The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge		16-SSOP		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-SSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6		0.209 in	5.3 mm
Texas Instruments CD74HC174M96 The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174. The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174.	Surface Mount	Positive Edge		16-SOIC		125 °C	-55 C	Non-Inverted	1	2 V	6 V	10 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	28 ns	35 MHz	6	0.154 in, 3.9 mm Width
Texas Instruments SN74HC174N The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Through Hole	Positive Edge		16-DIP		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-PDIP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6	0.3 in, 7.62 mm
Texas Instruments SN74HC174PWR The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge	0.173 "	16-TSSOP	4.4 mm	85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-TSSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6
Texas Instruments SN74HC174PW The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge	0.173 "	16-TSSOP	4.4 mm	85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-TSSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6
Texas Instruments CD74HC174MT Flip Flop 1 Element D-Type 6 Bit Positive Edge 16-SOIC (0.154", 3.90mm Width)	Surface Mount	Positive Edge		16-SOIC		125 °C	-55 C	Non-Inverted	1	2 V	6 V	10 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	28 ns	35 MHz	6	0.154 in, 3.9 mm Width
Texas Instruments CD74HC174E The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174. The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174.	Through Hole	Positive Edge		16-DIP		125 °C	-55 C	Non-Inverted	1	2 V	6 V	10 pF	16-PDIP	5.2 mA, 5.2 mA	D-Type	8 ÁA	28 ns	35 MHz	6	0.3 in, 7.62 mm
Texas Instruments SN74HC174DR The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge		16-SOIC		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	14 ns	50 MHz	6	0.154 in, 3.9 mm Width
Texas Instruments SN74HC174NG4 Flip Flop 1 Element D-Type 6 Bit Positive Edge 16-DIP (0.300", 7.62mm)	Through Hole	Positive Edge		16-DIP		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-PDIP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6	0.3 in, 7.62 mm
Texas Instruments SN74HC174PWT Flip Flop 1 Element D-Type 6 Bit Positive Edge 16-TSSOP (0.173", 4.40mm Width)	Surface Mount	Positive Edge	0.173 "	16-TSSOP	4.4 mm	85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-TSSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	27 ns	50 MHz	6
Texas Instruments SN74HC174APWR Flip Flop 1 Element D-Type 6 Bit Positive Edge 16-TSSOP (0.173", 4.40mm Width)	Surface Mount	Positive Edge	0.173 "	16-TSSOP	4.4 mm	85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-TSSOP	5.2 mA, 5.2 mA	D-Type	8 ÁA	26 ns	85 MHz	6
Texas Instruments CD74HC174M The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174. The ’HC174 and ’HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state. Each output can drive ten low power Schottky TTL equivalent loads. The ’HCT174 is functional as well as, pin compatible to the ’LS174.	Surface Mount	Positive Edge		16-SOIC		125 °C	-55 C	Non-Inverted	1	2 V	6 V	10 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	28 ns	35 MHz	6	0.154 in, 3.9 mm Width
Texas Instruments SN74HC174D The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs. The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.	Surface Mount	Positive Edge		16-SOIC		85 °C	-40 °C	Non-Inverted	1	2 V	6 V	3 pF	16-SOIC	5.2 mA, 5.2 mA	D-Type	8 ÁA	14 ns	50 MHz	6	0.154 in, 3.9 mm Width

Description

General part information

74HC174 Series

The SNx4HC174 contains six positive-edge-triggered D-type flip-flops with shared clock (CLK) and clear (CLR)inputs.

Documents

Technical documentation and resources

CD74HC174E

Deep-Dive with AI

CD74HC174E

Deep-Dive with AI

Technical Specifications

Pricing

74HC174 Series

Description

74HC174 Series

Documents

Signal Switch Data Book (Rev. A)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

TI IBIS File Creation, Validation, and Distribution Processes

CMOS Power Consumption and CPD Calculation (Rev. B)

Designing With Logic (Rev. C)

Implications of Slow or Floating CMOS Inputs (Rev. E)

CD54HC174, CD74HC174, CD54HCT174, CD74HCT174 datasheet (Rev. C)

Logic Guide (Rev. AB)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

LOGIC Pocket Data Book (Rev. B)

Input and Output Characteristics of Digital Integrated Circuits

SN54/74HCT CMOS Logic Family Applications and Restrictions

Live Insertion

Power-Up Behavior of Clocked Devices (Rev. B)