Zenode.ai Logo
Beta
K
STM6904PWEDS6F - 8-MSOP

STM6904PWEDS6F

Active
STMicroelectronics

QUAD, ULTRALOW VOLTAGE SUPERVISOR WITH PUSH-BUTTON RESET

Deep-Dive with AI

Search across all available documentation for this part.

STM6904PWEDS6F - 8-MSOP

STM6904PWEDS6F

Active
STMicroelectronics

QUAD, ULTRALOW VOLTAGE SUPERVISOR WITH PUSH-BUTTON RESET

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSTM6904PWEDS6F
Mounting TypeSurface Mount
Number of Voltages Monitored4
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputOpen Drain or Open Collector
Package / Case8-MSOP, 8-TSSOP
Package / Case3 mm
Package / Case [custom]0.118 in
ResetActive Low
Reset Timeout [Min]140 ms
Supplier Device Package8-MSOP
TypeMulti-Voltage Supervisor
Voltage - Threshold1.683 V, 2.866 V
Voltage - ThresholdAdj

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.86
10$ 1.67
25$ 1.58
100$ 1.34
250$ 1.26
500$ 1.10
1000$ 0.91
Digi-Reel® 1$ 1.86
10$ 1.67
25$ 1.58
100$ 1.34
250$ 1.26
500$ 1.10
1000$ 0.91
Tape & Reel (TR) 4000$ 0.84
8000$ 0.80
12000$ 0.78

Description

General part information

STM6904 Series

The STM6904 supervisor is a low voltage/low supply current processor supervisor, designed to monitor up to four system power supply voltages. This device is targeted at applications such as "Set-Top Boxes" (STBs), portable, battery-powered systems, networking and communication systems.

The device supports a push-button type manual reset input (MR). Two of the four supply monitors (VCCand V2IN) have fixed (customer-selectable, factory-trimmed) thresholds (VRST1and VRST2). The other two voltage monitor inputs (V3IN and V4IN) are monitored using externally adjustable threshold (0.600 V internal reference) to meet specific level requirements.

If any of the four monitored voltages drops below its factory-trimmed or adjustable thresholds, or if theMRis asserted to logic low, the reset outputRSTis asserted (driven low). Once asserted, RST is maintained low for a minimum delay period (tREC) after ALL monitored supplies rise above their respective thresholds and MR returns to high. This device is in the correct reset output logic state when VCCgreater than 0.8 V.