LAN91C111I-NS
ActiveETHERNET CONTROLLER, MAC & PHY ETHERNET CONTROLLER, IEEE 802.3, IEEE 802.3U, 2.97 V, 3.63 V, QFP
LAN91C111I-NS
ActiveETHERNET CONTROLLER, MAC & PHY ETHERNET CONTROLLER, IEEE 802.3, IEEE 802.3U, 2.97 V, 3.63 V, QFP
Description
General part information
LAN91C111 Series
The Microchip LAN91C111 is designed to facilitate the implementation of a third generation of Fast Ethernet connectivity solutions for embedded applications. For this third generation of products, flexibility and integration dominate the design requirements. The LAN91C111 is a mixed signal Analog/Digital device that implements the MAC and PHY portion of the CSMA/CD protocol at 10 and 100 Mbps. The design will also minimize data throughput constraints utilizing a 32-bit, 16-bit or 8-bit bus Host interface in embedded applications.
The total internal memory FIFO buffer size is 8 Kbytes, which is the total chip storage for transmit and receive operations.
The Microchip LAN91C111 is software compatible with the LAN9000 family of products.
Technical Specifications
Parameters and characteristics for this part
| Specification | LAN91C111I-NS |
|---|---|
| Function | Controller |
| Interface | Parallel |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Package / Case | 128-BFQFP |
| Package Length | 14 mm |
| Package Name | 128-QFP |
| Package Width | 20 mm |
| Protocol | Ethernet |
| Standards | 10BASE-T, 100BASE-T, 10BASE-TX, 100BASE-TX |
| Voltage - Supply | 3.3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources
