859S0212BGILFT
Obsolete2:2 DIFFERENTIAL-TO-LVPECL/LVDS CLOCK MULTIPLEXER
859S0212BGILFT
Obsolete2:2 DIFFERENTIAL-TO-LVPECL/LVDS CLOCK MULTIPLEXER
Description
General part information
859S0212I Series
The 859S0212I is a 2:2 Differential-to-LVPECL/ LVDS Clock Multiplexer which can operate up to 3GHz. The 859S0212I has 2 selectable differential PCLKx, nPCLKx clock inputs. The PCLKx, nPCLKx input pairs can accept LVPECL, LVDS, CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The clock select pin has an internal pulldown resistor.
Technical Specifications
Parameters and characteristics for this part
| Specification | 859S0212BGILFT |
|---|---|
| Differential Input | Yes |
| Differential Output | Yes |
| Frequency - Max | 3 GHz |
| Input | LVDS, CML, LVPECL |
| Input Ratio | 2 |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output | LVPECL, LVDS |
| Output Ratio | 2 |
| Package Length | 0.173 in |
| Package Name | 16-TSSOP |
| Package Width | 4.4 mm |
| Type | Multiplexer |
| Voltage - Supply (Range 1 Maximum) | 2.625 V |
| Voltage - Supply (Range 1 Minimum) | 2.375 V |
| Voltage - Supply (Range 2 Maximum) | 3.465 V |
| Voltage - Supply (Range 2 Minimum) | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources