Zenode.ai Logo
Beta
K
NUCLEO-H755ZI-Q - Development Board, Nucleo-144, STM32H755ZIT6, 32bit, ARM Cortex-M7F

NUCLEO-H755ZI-Q

Active
STMicroelectronics

STM32 NUCLEO-144 DEVELOPMENT BOARD WITH STM32H755ZI MCU, SMPS, SUPPORTS ARDUINO, ST ZIO AND MORPHO CONNECTIVITY

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet+10
NUCLEO-H755ZI-Q - Development Board, Nucleo-144, STM32H755ZIT6, 32bit, ARM Cortex-M7F

NUCLEO-H755ZI-Q

Active
STMicroelectronics

STM32 NUCLEO-144 DEVELOPMENT BOARD WITH STM32H755ZI MCU, SMPS, SUPPORTS ARDUINO, ST ZIO AND MORPHO CONNECTIVITY

Deep-Dive with AI

DocumentsDatasheet+10

Technical Specifications

Parameters and characteristics for this part

SpecificationNUCLEO-H755ZI-Q
Board TypeEvaluation Platform
ContentsBoard(s)
Core ProcessorCortex®-M7, ARM® Cortex®-M4
Interconnect SystemST Zio, Arduino R3 Shield, ST Morpho
Mounting TypeFixed
PlatformNucleo-144
Suggested Programming EnvironmentSTM32Cube, Keil MDK, IAR EW
TypeMCU 32-Bit
Utilized IC / PartSTM32H755ZI

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 1$ 29.00
NewarkEach 1$ 42.17

Description

General part information

NUCLEO-H755ZI-Q Series

STM32H755xI devices are based on the high-performance Arm®Cortex®-M7 and Cortex®-M4 32-bit RISC cores. The Cortex®-M7 core operates at up to 480 MHz and the Cortex®-M4 core at up to 240 MHz. Both cores feature a floating point unit (FPU) which supports Arm®single- and double-precision (Cortex®-M7 core) operations and conversions (IEEE 754 compliant), including a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H755xI devices incorporate high-speed embedded memories with a dual-bank Flash memory of 2 Mbytes, up to 1 Mbyte of RAM (including 192 Kbytes of TCM RAM, up to 864 Kbytes of user SRAM and 4 Kbytes of backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access.

All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power RTC, a high-resolution timer, 12 general-purpose 16-bit timers, two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.