
LTC3718EG#PBF
ActiveLOW INPUT VOLTAGE, DC/DC CONTROLLER FOR DDR/QDR MEMORY TERMINATION
Deep-Dive with AI
Search across all available documentation for this part.

LTC3718EG#PBF
ActiveLOW INPUT VOLTAGE, DC/DC CONTROLLER FOR DDR/QDR MEMORY TERMINATION
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | LTC3718EG#PBF |
|---|---|
| Applications | QDR, Controller, DDR |
| Mounting Type | Surface Mount |
| Number of Outputs | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 24-SSOP |
| Supplier Device Package | 24-SSOP |
| Voltage - Input [Max] | 36 V |
| Voltage - Input [Min] | 1.5 V |
| Voltage - Output [Max] | 18 V |
| Voltage - Output [Min] | 0.75 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 118 | $ 6.16 | |
Description
General part information
LTC3718 Series
The LTC3718 is a high current, high efficiency synchronous switching regulator controller for DDR and QDR™memory termination. It operates from an input as low as 1.5V and provides a regulated output voltage equal to (0.5)VIN. The controller uses a valley current control architecture to enable high frequency operation with very low on-times without requiring a sense resistor. Operating frequency is selected by an external resistor and is compensated for variations in VINand VOUT. The LTC3718 uses a pair of standard 5V logic level N-channel external MOSFETs, eliminating the need for expensive P-channel or low threshold devices.Forced continuous operation reduces noise and RF interference. Fault protection is provided by internal foldback current limiting, an output overvoltage comparator and an optional short-circuit timer. Soft-start capability for supply sequencing can be accomplished using an external timing capacitor. OPTI-LOOP®compensation allows the transient response to be optimized over a wide range of loads and output capacitors.ApplicationsBus Termination: DDR/QDR Memory, SSTL, HSTL,...Servers, RAID SystemsDistributed Power SystemsSynchronous Buck with General Purpose Boost
Documents
Technical documentation and resources