66AK2H12DAAWA2

Active

Texas Instruments

HIGH PERFORMANCE MULTICORE DSP+ARM - 4X ARM A15 CORES, 8X C66X DSP CORES

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet Power Management of KS2 Device (Rev. C)+66

66AK2H12DAAWA2

Active

Texas Instruments

HIGH PERFORMANCE MULTICORE DSP+ARM - 4X ARM A15 CORES, 8X C66X DSP CORES

Deep-Dive with AI

DocumentsDatasheet Power Management of KS2 Device (Rev. C)+66

Specifications Pricing Series Description Documents

Technical Specifications

Parameters and characteristics commom to parts in this series

Specification	66AK2H12DAAWA2	66AK2H12 Series

Clock Rate	1.2 GHz	1.2 - 1.4 GHz
Interface	I2C, Serial RapidIO, EBI/EMI, UART/USART, SPI, USB 3.0, Ethernet, DMA	I2C, Serial RapidIO, EBI/EMI, UART/USART, SPI, USB 3.0, Ethernet, DMA
Mounting Type	Surface Mount	Surface Mount
Non-Volatile Memory	384 kB	384 kB
On-Chip RAM	12.75 MB	12.75 MB
Operating Temperature [Max]	100 °C	85 - 100 °C
Operating Temperature [Min]	-40 °C	-40 - 0 °C
Package / Case	FCBGA, 1517-BBGA	FCBGA, 1517-BBGA
Supplier Device Package	1517-FCBGA (40x40)	1517-FCBGA (40x40)
Type	DSP+ARM®	DSP+ARM®
Voltage - Core	Variable	Variable
Voltage - I/O	3.3 V, 0.85 V, 1.5 V, 1.8 V, 1 V, 1.35 V	0.85 - 3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tray	21	$ 768.54
Texas Instruments	JEDEC TRAY (5+1)	1	$ 695.02
		100	$ 629.11
		250	$ 611.14
		1000	$ 599.16

66AK2H12 Series

High performance multicore DSP+Arm - 4x Arm A15 cores, 8x C66x DSP cores

Part	On-Chip RAM	Voltage - Core	Interface	Clock Rate	Package / Case	Operating Temperature [Min]	Operating Temperature [Max]	Supplier Device Package	Voltage - I/O	Type	Mounting Type	Non-Volatile Memory
Texas Instruments 66AK2H12DAAWA24	12.75 MB	Variable	DMA, EBI/EMI, Ethernet, I2C, Serial RapidIO, SPI, UART/USART, USB 3.0	1.2 GHz, 1.4 GHz	1517-BBGA, FCBGA	-40 °C	100 °C	1517-FCBGA (40x40)	0.85 V, 1 V, 1.35 V, 1.5 V, 1.8 V, 3.3 V	DSP+ARM®	Surface Mount	384 kB
Texas Instruments 66AK2H12DAAW24	12.75 MB	Variable	DMA, EBI/EMI, Ethernet, I2C, Serial RapidIO, SPI, UART/USART, USB 3.0	1.2 GHz, 1.4 GHz	1517-BBGA, FCBGA	0 °C	85 °C	1517-FCBGA (40x40)	0.85 V, 1 V, 1.35 V, 1.5 V, 1.8 V, 3.3 V	DSP+ARM®	Surface Mount	384 kB
Texas Instruments 66AK2H12DAAW2	12.75 MB	Variable	DMA, EBI/EMI, Ethernet, I2C, Serial RapidIO, SPI, UART/USART, USB 3.0	1.2 GHz	1517-BBGA, FCBGA	0 °C	85 °C	1517-FCBGA (40x40)	0.85 V, 1 V, 1.35 V, 1.5 V, 1.8 V, 3.3 V	DSP+ARM®	Surface Mount	384 kB
Texas Instruments 66AK2H12DAAWA2	12.75 MB	Variable	DMA, EBI/EMI, Ethernet, I2C, Serial RapidIO, SPI, UART/USART, USB 3.0	1.2 GHz	1517-BBGA, FCBGA	-40 °C	100 °C	1517-FCBGA (40x40)	0.85 V, 1 V, 1.35 V, 1.5 V, 1.8 V, 3.3 V	DSP+ARM®	Surface Mount	384 kB
Texas Instruments 66AK2H12DXAAWA24	12.75 MB	Variable	DMA, EBI/EMI, Ethernet, I2C, Serial RapidIO, SPI, UART/USART, USB 3.0	1.2 GHz, 1.4 GHz	1517-BBGA, FCBGA	-40 °C	100 °C	1517-FCBGA (40x40)	0.85 V, 1 V, 1.35 V, 1.5 V, 1.8 V, 3.3 V	DSP+ARM®	Surface Mount	384 kB

Description

General part information

66AK2H12 Series

The 66AK2Hxx platform combines the quad ARM Cortex-A15 processor with up to eight TMS320C66x high-performance DSPs using the KeyStone II architecture. The 66AK2H14/12/06 device provides up to 5.6 GHz of ARM and 9.6 GHz of DSP processing coupled with security, packet processing, and Ethernet switching at lower power than multichip solutions. The 66AK2H14/12/06 device is optimal for embedded infrastructure applications like cloud computing, media processing, high-performance computing, transcoding, security, gaming, analytics, and virtual desktop.

The C66x core combines fixed-point and floating-point computational capability in the processor without sacrificing speed, size, or power consumption. The raw computational performance is 38.4 GMACS/core and 19.2 Gflops/core (@ 1.2 GHz operating frequency). The C66x is also 100% backward compatible with software for C64x+ devices. The C66x core incorporates 90 new instructions targeted for floating point (FPi) and vector math oriented (VPi) processing.

The 66AK2H14/12/06 device has a complete set of development tools that includes: a C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows®debugger interface for visibility into source code execution.

Documents

Technical documentation and resources

Datasheet

Power Management of KS2 Device (Rev. C)

Application note

Keystone Error Detection and Correction EDC ECC (Rev. A)

66AK2H12DAAWA2

Deep-Dive with AI

66AK2H12DAAWA2

Deep-Dive with AI

Technical Specifications

Pricing

66AK2H12 Series

Description

66AK2H12 Series

Documents

Datasheet

Power Management of KS2 Device (Rev. C)

Keystone Error Detection and Correction EDC ECC (Rev. A)

How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A)

C66x CorePac User's Guide (Rev. C)

C66x CPU and Instruction Set Reference Guide

General-Purpose Input/Output (GPIO) forKeyStone Devices User's Guide

ARM Assembly Language Tools v5.2 User's Guide (Rev. M)

66AK2Hxx Multicore DSP+ARM KeyStone II SOC Errata (Revs 1.0, 1.1, 2.0, 3.0, 3.1) (Rev. F)

External Memory Interface (EMIF16) for KeyStone Devices User's Guide (Rev. A)

DDR3 Design Requirements for KeyStone Devices (Rev. D)

Thermal Design Guide for DSP and Arm Application Processors (Rev. B)

Multicore Programming Guide (Rev. B)

ARM Bootloader User Guide for KeyStone II Devices

Inter-Integrated Circuit (I2C) for KeyStone Devices User's Guide

Debug and Trace for KeyStone II Devices User's Guide

Keystone Multicore Device Family Schematic Checklist

Using DSPLIB FFT Implementation for Real Input and Without Data Scaling

Hardware Design Guide for KeyStone II Devices

Keystone II DDR3 Debug Guide

Packet Accelerator (PA) for KeyStone Devices User's Guide (Rev. A)

Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. B)

Serial Peripheral Interface (SPI) for KeyStone Devices User’s Guide (Rev. A)

Optimizing Loops on the C66x DSP

TI DSP Benchmarking

Universal Asynchronous Receiver/Transmitter (UART) for KeyStone Devices UG

64-Bit Timer (Timer64) for KeyStone Devices User's Guide (Rev. A)

Software and Hardware Design Challenges Due to Dynamic Raw NAND Market

Gigabit Ethernet Switch Subsystem for KeyStone Devices User's Guide (Rev. D)

KeyStone II Architecture Universal Serial Bus 3.0 (USB 3.0) (Rev. A)

Multicore DSPs for High-Performance Video Coding

SERDES Link Commissioning on KeyStone I and II Devices

Keystone II DDR3 Initialization

Enhanced Direct memory Access 3 (EDMA3) for KeyStone Devices User's Guide (Rev. B)

DSP Bootloader for KeyStone Architecture User's Guide (Rev. C)

Power Consumption Summary for 66AK2Hx System-on-Chip (SoC) Device Family

DDR3 Memory Controller for KeyStone II Devices User's Guide (Rev. C)

66AK2Hxx Multicore DSP+ARM® KeyStone II System-on-Chip (SoC) datasheet (Rev. G)

Using Arm ROM Bootloader on Keystone II Devices

Implementing an FTP Server on TI 66AK2H Device With RTOS

Industrial Imaging: Applications of the K2H and K2E platforms

HyperLink for KeyStone Devices User's Guide (Rev. C)

Security Accelerator (SA) for KeyStone Devices User's Guide (Rev. B)

PCI Express (PCIe) for KeyStone Devices User's Guide (Rev. D)

Power Sleep Controller (PSC) for KeyStone Devices User's Guide (Rev. C)

Keystone NDK FAQ

Keystone EDMA FAQ

Phase-Locked Loop (PLL) for KeyStone Devices User's Guide (Rev. I)

PCIe Use Cases for KeyStone Devices

Clocking Design Guide for KeyStone Devices

66AK2Hx KeyStone Multicore DSP+ARM System-on-chips (Rev. A)

KeyStone II DDR3 interface bring-up

KeyStone™-II-based processors: 10G Ethernet as an optical interface

Multicore Shared Memory Controller (MSMC) User Guide for KeyStone II Devices

Serializer/Deserializer (SerDes) for KeyStone II Devices User Guide (Rev. A)

C66x DSP Cache User's Guide

Multicore Navigator (CPPI) for KeyStone Architecture User's Guide (Rev. H)

Introduction to TMS320C6000 DSP Optimization

Chip Interrupt Controller (CIC) for KeyStone Devices User's Guide (Rev. A)

Multicore SoCs stay a step ahead of SoC FPGAs

ARM CorePac User Guide for KeyStone II Devices

Memory Protection Unit (MPU) for KeyStone Devices User's Guide (Rev. A)

Throughput Performance Guide for KeyStone II Devices (Rev. B)

TI’s processors leading the way in embedded analytics

Network Coprocessor for KeyStone Devices User's Guide

ARM Optimizing C/C++ Compiler v5.2 User's Guide (Rev. J)

Serial RapidIO (SRIO) for KeyStone Devices User's Guide (Rev. C)

Video Infrastructure - Applications of the K2E, K2H platforms