
SY87701ALHG-TR
Active3.3V ANY RATE 32-1250 MBPS CDR 32 TQFP 7X7X1.0MM T/R ROHS COMPLIANT: YES

SY87701ALHG-TR
Active3.3V ANY RATE 32-1250 MBPS CDR 32 TQFP 7X7X1.0MM T/R ROHS COMPLIANT: YES
Description
General part information
SY87701 Series
The SY87701AL is a complete Clock Recovery and Data Retiming integrated circuit for data rates from 28Mbps up to 1.3Gbps NRZ. The device is ideally suited for SONET/SDH/ATM and Fibre Channel applications and other high-speed data transmission systems. Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference. The SY87701AL also includes a link fault detection circuit.
Technical Specifications
Parameters and characteristics for this part
| Specification | SY87701ALHG-TR |
|---|---|
| Differential Input | Yes |
| Differential Output | Yes |
| Frequency - Max | 1.3 GHz |
| Input | TTL, PECL |
| Input Ratio | 3 |
| Main Purpose | ATM applications, SONET/SDH, Ethernet |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output | PECL |
| Output Ratio | 3 |
| Package / Case | 32-TQFP Exposed Pad |
| Package Length | 7 mm |
| Package Name | 32-TQFP-EP |
| Package Width | 7 mm |
| PLL | Yes |
| Voltage - Supply (Maximum) | 3.45 V |
| Voltage - Supply (Minimum) | 3.15 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Sign in to see pricing
Create a free account to access distributor pricing data.
CAD
3D models and CAD resources for this part
Documents
Technical documentation and resources