DSPIC33CH64MP205-I/PT
ActiveDIGITAL SIGNAL CONTROLLER, DSPIC33C, 200 MHZ, 64 KB, 39 I/O'S, I2C, I2S, SPI, UART
Deep-Dive with AI
Search across all available documentation for this part.
DSPIC33CH64MP205-I/PT
ActiveDIGITAL SIGNAL CONTROLLER, DSPIC33C, 200 MHZ, 64 KB, 39 I/O'S, I2C, I2S, SPI, UART
Technical Specifications
Parameters and characteristics commom to parts in this series
| Specification | DSPIC33CH64MP205-I/PT | dsPIC33CH64MP205 Series |
|---|---|---|
| - | - | |
| Connectivity | LINbus, I2C, IrDA, SPI, UART/USART | LINbus, I2C, IrDA, SPI, UART/USART |
| Core Processor | dsPIC | dsPIC |
| Core Size | 16-Bit Dual-Core | 16-Bit Dual-Core |
| Data Converters [custom] | 31 b | 31 b |
| Data Converters [custom] | 12 b | 12 b |
| Data Converters [custom] | 12 b | 12 b |
| Data Converters [custom] | 4 b | 4 b |
| Grade | - | Automotive |
| Mounting Type | Surface Mount | Surface Mount |
| Number of I/O | 39 I/O | 39 I/O |
| Operating Temperature [Max] | 85 °C | 85 - 125 °C |
| Operating Temperature [Min] | -40 °C | -40 °C |
| Oscillator Type | Internal | Internal |
| Package / Case | 48-TQFP | 48-UFQFN Exposed Pad, 48-TQFP |
| Program Memory Size | 88 KB | 88 KB |
| Program Memory Type | FLASH, PRAM | FLASH, PRAM |
| Qualification | - | AEC-Q100 |
| RAM Size | 20 K | 20 K |
| Speed | 180 MHz, 200 MHz | 180 - 200 MHz |
| Supplier Device Package | 48-TQFP (7x7) | 48-UQFN (6x6), 48-TQFP (7x7) |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 4.72 | |
| Microchip Direct | TRAY | 1 | $ 4.72 | |
| 25 | $ 4.33 | |||
| 100 | $ 3.92 | |||
| 1000 | $ 3.61 | |||
| 5000 | $ 3.43 | |||
| Newark | Each | 100 | $ 2.07 | |
dsPIC33CH64MP205 Series
Dual Core, Two DSCs on One Chip
| Part | Oscillator Type | Package / Case | Data Converters [custom] | Data Converters [custom] | Data Converters [custom] | Data Converters [custom] | Operating Temperature [Max] | Operating Temperature [Min] | Core Size | Connectivity | Program Memory Type | Speed | Core Processor | Program Memory Size | Number of I/O | Mounting Type | Supplier Device Package | RAM Size | Qualification | Grade |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Microchip Technology DSPIC33CH64MP205-I/M4 | Internal | 48-UFQFN Exposed Pad | 31 b | 12 b | 12 b | 4 b | 85 °C | -40 °C | 16-Bit Dual-Core | I2C, IrDA, LINbus, SPI, UART/USART | FLASH, PRAM | 180 MHz, 200 MHz | dsPIC | 88 KB | 39 I/O | Surface Mount | 48-UQFN (6x6) | 20 K | ||
Microchip Technology DSPIC33CH64MP205-I/PT | ||||||||||||||||||||
Microchip Technology DSPIC33CH64MP205-E/PT | Internal | 48-TQFP | 31 b | 12 b | 12 b | 4 b | 125 °C | -40 °C | 16-Bit Dual-Core | I2C, IrDA, LINbus, SPI, UART/USART | FLASH, PRAM | 180 MHz, 200 MHz | dsPIC | 88 KB | 39 I/O | Surface Mount | 48-TQFP (7x7) | 20 K | AEC-Q100 | Automotive |
Microchip Technology DSPIC33CH64MP205T-I/PT | Internal | 48-TQFP | 31 b | 12 b | 12 b | 4 b | 85 °C | -40 °C | 16-Bit Dual-Core | I2C, IrDA, LINbus, SPI, UART/USART | FLASH, PRAM | 180 MHz, 200 MHz | dsPIC | 88 KB | 39 I/O | Surface Mount | 48-TQFP (7x7) | 20 K | ||
Microchip Technology DSPIC33CH64MP205-I/PT | Internal | 48-TQFP | 31 b | 12 b | 12 b | 4 b | 85 °C | -40 °C | 16-Bit Dual-Core | I2C, IrDA, LINbus, SPI, UART/USART | FLASH, PRAM | 180 MHz, 200 MHz | dsPIC | 88 KB | 39 I/O | Surface Mount | 48-TQFP (7x7) | 20 K | ||
Microchip Technology DSPIC33CH64MP205-E/M4 |
Description
General part information
dsPIC33CH64MP205 Series
System developers designing high-end embedded control applications can benefit from a new Digital Signal Controller (DSC) with two dsPIC DSC cores in a single chip. The dsPIC33CH has one core that is designed to function as a main core while the other is designed as a secondary core. The secondary core is useful for executing dedicated, time-critical control code while the main core is busy running the user interface, system monitoring and communications functions, customized for the end application.
The dsPIC33CH is designed to facilitate independent code development for each core by separate design teams and allows seamless integration when they are brought together in one chip. The dsPIC33CH family is optimized for high-performance digital power, motor control, advanced sensing and control, and general-purpose high-end embedded applications requiring sophisticated algorithms.
These dual-core DSCs are a good fit for complex yet cost-effective advanced sensing, core-independent touch, motor, and digital power applications.
Documents
Technical documentation and resources